dp_main.c 302 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338833983408341834283438344834583468347834883498350835183528353835483558356835783588359836083618362836383648365836683678368836983708371837283738374837583768377837883798380838183828383838483858386838783888389839083918392839383948395839683978398839984008401840284038404840584068407840884098410841184128413841484158416841784188419842084218422842384248425842684278428842984308431843284338434843584368437843884398440844184428443844484458446844784488449845084518452845384548455845684578458845984608461846284638464846584668467846884698470847184728473847484758476847784788479848084818482848384848485848684878488848984908491849284938494849584968497849884998500850185028503850485058506850785088509851085118512851385148515851685178518851985208521852285238524852585268527852885298530853185328533853485358536853785388539854085418542854385448545854685478548854985508551855285538554855585568557855885598560856185628563856485658566856785688569857085718572857385748575857685778578857985808581858285838584858585868587858885898590859185928593859485958596859785988599860086018602860386048605860686078608860986108611861286138614861586168617861886198620862186228623862486258626862786288629863086318632863386348635863686378638863986408641864286438644864586468647864886498650865186528653865486558656865786588659866086618662866386648665866686678668866986708671867286738674867586768677867886798680868186828683868486858686868786888689869086918692869386948695869686978698869987008701870287038704870587068707870887098710871187128713871487158716871787188719872087218722872387248725872687278728872987308731873287338734873587368737873887398740874187428743874487458746874787488749875087518752875387548755875687578758875987608761876287638764876587668767876887698770877187728773877487758776877787788779878087818782878387848785878687878788878987908791879287938794879587968797879887998800880188028803880488058806880788088809881088118812881388148815881688178818881988208821882288238824882588268827882888298830883188328833883488358836883788388839884088418842884388448845884688478848884988508851885288538854885588568857885888598860886188628863886488658866886788688869887088718872887388748875887688778878887988808881888288838884888588868887888888898890889188928893889488958896889788988899890089018902890389048905890689078908890989108911891289138914891589168917891889198920892189228923892489258926892789288929893089318932893389348935893689378938893989408941894289438944894589468947894889498950895189528953895489558956895789588959896089618962896389648965896689678968896989708971897289738974897589768977897889798980898189828983898489858986898789888989899089918992899389948995899689978998899990009001900290039004900590069007900890099010901190129013901490159016901790189019902090219022902390249025902690279028902990309031903290339034903590369037903890399040904190429043904490459046904790489049905090519052905390549055905690579058905990609061906290639064906590669067906890699070907190729073907490759076907790789079908090819082908390849085908690879088908990909091909290939094909590969097909890999100910191029103910491059106910791089109911091119112911391149115911691179118911991209121912291239124912591269127912891299130913191329133913491359136913791389139914091419142914391449145914691479148914991509151915291539154915591569157915891599160916191629163916491659166916791689169917091719172917391749175917691779178917991809181918291839184918591869187918891899190919191929193919491959196919791989199920092019202920392049205920692079208920992109211921292139214921592169217921892199220922192229223922492259226922792289229923092319232923392349235923692379238923992409241924292439244924592469247924892499250925192529253925492559256925792589259926092619262926392649265926692679268926992709271927292739274927592769277927892799280928192829283928492859286928792889289929092919292929392949295929692979298929993009301930293039304930593069307930893099310931193129313931493159316931793189319932093219322932393249325932693279328932993309331933293339334933593369337933893399340934193429343934493459346934793489349935093519352935393549355935693579358935993609361936293639364936593669367936893699370937193729373937493759376937793789379938093819382938393849385938693879388938993909391939293939394939593969397939893999400940194029403940494059406940794089409941094119412941394149415941694179418941994209421942294239424942594269427942894299430943194329433943494359436943794389439944094419442944394449445944694479448944994509451945294539454945594569457945894599460946194629463946494659466946794689469947094719472947394749475947694779478947994809481948294839484948594869487948894899490949194929493949494959496949794989499950095019502950395049505950695079508950995109511951295139514951595169517951895199520952195229523952495259526952795289529953095319532953395349535953695379538953995409541954295439544954595469547954895499550955195529553955495559556955795589559956095619562956395649565956695679568956995709571957295739574957595769577957895799580958195829583958495859586958795889589959095919592959395949595959695979598959996009601960296039604960596069607960896099610961196129613961496159616961796189619962096219622962396249625962696279628962996309631963296339634963596369637963896399640964196429643964496459646964796489649965096519652965396549655965696579658965996609661966296639664966596669667966896699670967196729673967496759676967796789679968096819682968396849685968696879688968996909691969296939694969596969697969896999700970197029703970497059706970797089709971097119712971397149715971697179718971997209721972297239724972597269727972897299730973197329733973497359736973797389739974097419742974397449745974697479748974997509751975297539754975597569757975897599760976197629763976497659766976797689769977097719772977397749775977697779778977997809781978297839784978597869787978897899790979197929793979497959796979797989799980098019802980398049805980698079808980998109811981298139814981598169817981898199820982198229823982498259826982798289829983098319832983398349835983698379838983998409841984298439844984598469847984898499850985198529853985498559856985798589859986098619862986398649865986698679868986998709871987298739874987598769877987898799880988198829883988498859886988798889889989098919892989398949895989698979898989999009901990299039904990599069907990899099910991199129913991499159916991799189919992099219922992399249925992699279928992999309931993299339934993599369937993899399940994199429943994499459946994799489949995099519952995399549955995699579958995999609961996299639964996599669967996899699970997199729973997499759976997799789979998099819982998399849985998699879988998999909991999299939994999599969997999899991000010001100021000310004100051000610007100081000910010100111001210013100141001510016100171001810019100201002110022100231002410025100261002710028100291003010031100321003310034100351003610037100381003910040100411004210043100441004510046100471004810049100501005110052100531005410055100561005710058100591006010061100621006310064100651006610067100681006910070100711007210073100741007510076100771007810079100801008110082100831008410085100861008710088100891009010091100921009310094100951009610097100981009910100101011010210103101041010510106101071010810109101101011110112101131011410115101161011710118101191012010121101221012310124101251012610127101281012910130101311013210133101341013510136101371013810139101401014110142101431014410145101461014710148101491015010151101521015310154101551015610157101581015910160101611016210163101641016510166101671016810169101701017110172101731017410175101761017710178101791018010181101821018310184101851018610187101881018910190101911019210193101941019510196101971019810199102001020110202102031020410205102061020710208102091021010211102121021310214102151021610217102181021910220102211022210223102241022510226102271022810229102301023110232102331023410235102361023710238102391024010241102421024310244102451024610247102481024910250102511025210253102541025510256102571025810259102601026110262102631026410265102661026710268102691027010271102721027310274102751027610277102781027910280102811028210283102841028510286102871028810289102901029110292102931029410295102961029710298102991030010301103021030310304103051030610307103081030910310103111031210313103141031510316103171031810319103201032110322103231032410325103261032710328103291033010331103321033310334103351033610337103381033910340103411034210343103441034510346103471034810349103501035110352103531035410355103561035710358103591036010361103621036310364103651036610367103681036910370103711037210373103741037510376103771037810379103801038110382103831038410385103861038710388103891039010391103921039310394103951039610397103981039910400104011040210403104041040510406104071040810409104101041110412104131041410415104161041710418104191042010421104221042310424104251042610427104281042910430104311043210433104341043510436104371043810439104401044110442104431044410445104461044710448104491045010451104521045310454104551045610457104581045910460104611046210463104641046510466104671046810469104701047110472104731047410475104761047710478104791048010481104821048310484104851048610487104881048910490104911049210493104941049510496104971049810499105001050110502105031050410505105061050710508105091051010511105121051310514105151051610517105181051910520105211052210523105241052510526105271052810529105301053110532105331053410535105361053710538105391054010541105421054310544105451054610547105481054910550105511055210553105541055510556105571055810559105601056110562105631056410565105661056710568105691057010571105721057310574105751057610577105781057910580105811058210583105841058510586105871058810589105901059110592105931059410595105961059710598105991060010601106021060310604106051060610607106081060910610106111061210613106141061510616106171061810619106201062110622106231062410625106261062710628106291063010631106321063310634106351063610637106381063910640106411064210643106441064510646106471064810649106501065110652106531065410655106561065710658106591066010661106621066310664106651066610667106681066910670106711067210673106741067510676106771067810679106801068110682106831068410685106861068710688106891069010691106921069310694106951069610697106981069910700107011070210703107041070510706107071070810709107101071110712107131071410715107161071710718107191072010721107221072310724107251072610727107281072910730107311073210733107341073510736107371073810739107401074110742107431074410745107461074710748107491075010751107521075310754107551075610757107581075910760107611076210763107641076510766107671076810769107701077110772107731077410775107761077710778107791078010781107821078310784107851078610787107881078910790107911079210793107941079510796107971079810799108001080110802108031080410805108061080710808108091081010811108121081310814108151081610817108181081910820108211082210823108241082510826108271082810829108301083110832108331083410835108361083710838108391084010841108421084310844108451084610847108481084910850108511085210853108541085510856108571085810859108601086110862108631086410865108661086710868108691087010871108721087310874108751087610877108781087910880108811088210883108841088510886108871088810889108901089110892108931089410895108961089710898108991090010901109021090310904109051090610907109081090910910109111091210913109141091510916109171091810919109201092110922109231092410925109261092710928109291093010931109321093310934109351093610937109381093910940109411094210943109441094510946109471094810949109501095110952109531095410955109561095710958109591096010961109621096310964109651096610967109681096910970109711097210973109741097510976109771097810979109801098110982109831098410985109861098710988109891099010991109921099310994109951099610997109981099911000110011100211003110041100511006110071100811009110101101111012110131101411015110161101711018110191102011021110221102311024110251102611027110281102911030110311103211033110341103511036110371103811039110401104111042110431104411045110461104711048110491105011051110521105311054110551105611057110581105911060110611106211063110641106511066110671106811069110701107111072110731107411075110761107711078110791108011081110821108311084110851108611087110881108911090110911109211093110941109511096110971109811099111001110111102111031110411105111061110711108111091111011111111121111311114111151111611117
  1. /*
  2. * Copyright (c) 2016-2019 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include "dp_rx_mon.h"
  36. #ifdef DP_RATETABLE_SUPPORT
  37. #include "dp_ratetable.h"
  38. #endif
  39. #include <cdp_txrx_handle.h>
  40. #include <wlan_cfg.h>
  41. #include "cdp_txrx_cmn_struct.h"
  42. #include "cdp_txrx_stats_struct.h"
  43. #include "cdp_txrx_cmn_reg.h"
  44. #include <qdf_util.h>
  45. #include "dp_peer.h"
  46. #include "dp_rx_mon.h"
  47. #include "htt_stats.h"
  48. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  49. #include "cfg_ucfg_api.h"
  50. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  51. #include "cdp_txrx_flow_ctrl_v2.h"
  52. #else
  53. static inline void
  54. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  55. {
  56. return;
  57. }
  58. #endif
  59. #include "dp_ipa.h"
  60. #include "dp_cal_client_api.h"
  61. #ifdef CONFIG_MCL
  62. extern int con_mode_monitor;
  63. #ifndef REMOVE_PKT_LOG
  64. #include <pktlog_ac_api.h>
  65. #include <pktlog_ac.h>
  66. #endif
  67. #endif
  68. #ifdef WLAN_RX_PKT_CAPTURE_ENH
  69. #include "dp_rx_mon_feature.h"
  70. #else
  71. /*
  72. * dp_config_enh_rx_capture()- API to enable/disable enhanced rx capture
  73. * @pdev_handle: DP_PDEV handle
  74. * @val: user provided value
  75. *
  76. * Return: QDF_STATUS
  77. */
  78. static QDF_STATUS
  79. dp_config_enh_rx_capture(struct cdp_pdev *pdev_handle, int val)
  80. {
  81. return QDF_STATUS_E_INVAL;
  82. }
  83. #endif
  84. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle);
  85. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  86. static struct dp_soc *
  87. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  88. struct ol_if_ops *ol_ops, uint16_t device_id);
  89. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  90. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  91. uint8_t *peer_mac_addr,
  92. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  93. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  94. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  95. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  96. #ifdef ENABLE_VERBOSE_DEBUG
  97. bool is_dp_verbose_debug_enabled;
  98. #endif
  99. #define DP_INTR_POLL_TIMER_MS 10
  100. /* Generic AST entry aging timer value */
  101. #define DP_AST_AGING_TIMER_DEFAULT_MS 1000
  102. /* WDS AST entry aging timer value */
  103. #define DP_WDS_AST_AGING_TIMER_DEFAULT_MS 120000
  104. #define DP_WDS_AST_AGING_TIMER_CNT \
  105. ((DP_WDS_AST_AGING_TIMER_DEFAULT_MS / DP_AST_AGING_TIMER_DEFAULT_MS) - 1)
  106. #define DP_MCS_LENGTH (6*MAX_MCS)
  107. #define DP_NSS_LENGTH (6*SS_COUNT)
  108. #define DP_MU_GROUP_SHOW 16
  109. #define DP_MU_GROUP_LENGTH (6 * DP_MU_GROUP_SHOW)
  110. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  111. #define DP_MAX_INT_CONTEXTS_STRING_LENGTH (6 * WLAN_CFG_INT_NUM_CONTEXTS)
  112. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  113. #define DP_MAX_MCS_STRING_LEN 30
  114. #define DP_CURR_FW_STATS_AVAIL 19
  115. #define DP_HTT_DBG_EXT_STATS_MAX 256
  116. #define DP_MAX_SLEEP_TIME 100
  117. #ifndef QCA_WIFI_3_0_EMU
  118. #define SUSPEND_DRAIN_WAIT 500
  119. #else
  120. #define SUSPEND_DRAIN_WAIT 3000
  121. #endif
  122. #ifdef IPA_OFFLOAD
  123. /* Exclude IPA rings from the interrupt context */
  124. #define TX_RING_MASK_VAL 0xb
  125. #define RX_RING_MASK_VAL 0x7
  126. #else
  127. #define TX_RING_MASK_VAL 0xF
  128. #define RX_RING_MASK_VAL 0xF
  129. #endif
  130. #define STR_MAXLEN 64
  131. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  132. /* PPDU stats mask sent to FW to enable enhanced stats */
  133. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  134. /* PPDU stats mask sent to FW to support debug sniffer feature */
  135. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  136. /* PPDU stats mask sent to FW to support BPR feature*/
  137. #define DP_PPDU_STATS_CFG_BPR 0x2000
  138. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  139. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  140. DP_PPDU_STATS_CFG_ENH_STATS)
  141. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  142. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  143. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  144. #define RNG_ERR "SRNG setup failed for"
  145. /* Threshold for peer's cached buf queue beyond which frames are dropped */
  146. #define DP_RX_CACHED_BUFQ_THRESH 64
  147. /**
  148. * default_dscp_tid_map - Default DSCP-TID mapping
  149. *
  150. * DSCP TID
  151. * 000000 0
  152. * 001000 1
  153. * 010000 2
  154. * 011000 3
  155. * 100000 4
  156. * 101000 5
  157. * 110000 6
  158. * 111000 7
  159. */
  160. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  161. 0, 0, 0, 0, 0, 0, 0, 0,
  162. 1, 1, 1, 1, 1, 1, 1, 1,
  163. 2, 2, 2, 2, 2, 2, 2, 2,
  164. 3, 3, 3, 3, 3, 3, 3, 3,
  165. 4, 4, 4, 4, 4, 4, 4, 4,
  166. 5, 5, 5, 5, 5, 5, 5, 5,
  167. 6, 6, 6, 6, 6, 6, 6, 6,
  168. 7, 7, 7, 7, 7, 7, 7, 7,
  169. };
  170. /**
  171. * default_pcp_tid_map - Default PCP-TID mapping
  172. *
  173. * PCP TID
  174. * 000 0
  175. * 001 1
  176. * 010 2
  177. * 011 3
  178. * 100 4
  179. * 101 5
  180. * 110 6
  181. * 111 7
  182. */
  183. static uint8_t default_pcp_tid_map[PCP_TID_MAP_MAX] = {
  184. 0, 1, 2, 3, 4, 5, 6, 7,
  185. };
  186. /*
  187. * struct dp_rate_debug
  188. *
  189. * @mcs_type: print string for a given mcs
  190. * @valid: valid mcs rate?
  191. */
  192. struct dp_rate_debug {
  193. char mcs_type[DP_MAX_MCS_STRING_LEN];
  194. uint8_t valid;
  195. };
  196. #define MCS_VALID 1
  197. #define MCS_INVALID 0
  198. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  199. {
  200. {"OFDM 48 Mbps", MCS_VALID},
  201. {"OFDM 24 Mbps", MCS_VALID},
  202. {"OFDM 12 Mbps", MCS_VALID},
  203. {"OFDM 6 Mbps ", MCS_VALID},
  204. {"OFDM 54 Mbps", MCS_VALID},
  205. {"OFDM 36 Mbps", MCS_VALID},
  206. {"OFDM 18 Mbps", MCS_VALID},
  207. {"OFDM 9 Mbps ", MCS_VALID},
  208. {"INVALID ", MCS_INVALID},
  209. {"INVALID ", MCS_INVALID},
  210. {"INVALID ", MCS_INVALID},
  211. {"INVALID ", MCS_INVALID},
  212. {"INVALID ", MCS_VALID},
  213. },
  214. {
  215. {"CCK 11 Mbps Long ", MCS_VALID},
  216. {"CCK 5.5 Mbps Long ", MCS_VALID},
  217. {"CCK 2 Mbps Long ", MCS_VALID},
  218. {"CCK 1 Mbps Long ", MCS_VALID},
  219. {"CCK 11 Mbps Short ", MCS_VALID},
  220. {"CCK 5.5 Mbps Short", MCS_VALID},
  221. {"CCK 2 Mbps Short ", MCS_VALID},
  222. {"INVALID ", MCS_INVALID},
  223. {"INVALID ", MCS_INVALID},
  224. {"INVALID ", MCS_INVALID},
  225. {"INVALID ", MCS_INVALID},
  226. {"INVALID ", MCS_INVALID},
  227. {"INVALID ", MCS_VALID},
  228. },
  229. {
  230. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  231. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  232. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  233. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  234. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  235. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  236. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  237. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  238. {"INVALID ", MCS_INVALID},
  239. {"INVALID ", MCS_INVALID},
  240. {"INVALID ", MCS_INVALID},
  241. {"INVALID ", MCS_INVALID},
  242. {"INVALID ", MCS_VALID},
  243. },
  244. {
  245. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  246. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  247. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  248. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  249. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  250. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  251. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  252. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  253. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  254. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  255. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  256. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  257. {"INVALID ", MCS_VALID},
  258. },
  259. {
  260. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  261. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  262. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  263. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  264. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  265. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  266. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  267. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  268. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  269. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  270. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  271. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  272. {"INVALID ", MCS_VALID},
  273. }
  274. };
  275. /**
  276. * dp_cpu_ring_map_type - dp tx cpu ring map
  277. * @DP_NSS_DEFAULT_MAP: Default mode with no NSS offloaded
  278. * @DP_NSS_FIRST_RADIO_OFFLOADED_MAP: Only First Radio is offloaded
  279. * @DP_NSS_SECOND_RADIO_OFFLOADED_MAP: Only second radio is offloaded
  280. * @DP_NSS_DBDC_OFFLOADED_MAP: Both radios are offloaded
  281. * @DP_NSS_DBTC_OFFLOADED_MAP: All three radios are offloaded
  282. * @DP_NSS_CPU_RING_MAP_MAX: Max cpu ring map val
  283. */
  284. enum dp_cpu_ring_map_types {
  285. DP_NSS_DEFAULT_MAP,
  286. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  287. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  288. DP_NSS_DBDC_OFFLOADED_MAP,
  289. DP_NSS_DBTC_OFFLOADED_MAP,
  290. DP_NSS_CPU_RING_MAP_MAX
  291. };
  292. /**
  293. * @brief Cpu to tx ring map
  294. */
  295. #ifdef CONFIG_WIN
  296. static uint8_t
  297. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  298. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  299. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  300. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  301. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  302. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  303. };
  304. #else
  305. static uint8_t
  306. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  307. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  308. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  309. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  310. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  311. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  312. };
  313. #endif
  314. /**
  315. * @brief Select the type of statistics
  316. */
  317. enum dp_stats_type {
  318. STATS_FW = 0,
  319. STATS_HOST = 1,
  320. STATS_TYPE_MAX = 2,
  321. };
  322. /**
  323. * @brief General Firmware statistics options
  324. *
  325. */
  326. enum dp_fw_stats {
  327. TXRX_FW_STATS_INVALID = -1,
  328. };
  329. /**
  330. * dp_stats_mapping_table - Firmware and Host statistics
  331. * currently supported
  332. */
  333. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  334. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  335. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  336. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  337. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  338. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  339. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  340. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  341. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  342. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  343. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  344. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  345. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  346. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  347. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  348. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  349. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  350. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  351. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  352. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  353. /* Last ENUM for HTT FW STATS */
  354. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  355. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  356. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  357. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  358. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  359. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  360. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  361. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  362. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  363. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  364. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  365. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  366. };
  367. /* MCL specific functions */
  368. #ifdef CONFIG_MCL
  369. /**
  370. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  371. * @soc: pointer to dp_soc handle
  372. * @intr_ctx_num: interrupt context number for which mon mask is needed
  373. *
  374. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  375. * This function is returning 0, since in interrupt mode(softirq based RX),
  376. * we donot want to process monitor mode rings in a softirq.
  377. *
  378. * So, in case packet log is enabled for SAP/STA/P2P modes,
  379. * regular interrupt processing will not process monitor mode rings. It would be
  380. * done in a separate timer context.
  381. *
  382. * Return: 0
  383. */
  384. static inline
  385. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  386. {
  387. return 0;
  388. }
  389. /*
  390. * dp_service_mon_rings()- timer to reap monitor rings
  391. * reqd as we are not getting ppdu end interrupts
  392. * @arg: SoC Handle
  393. *
  394. * Return:
  395. *
  396. */
  397. static void dp_service_mon_rings(void *arg)
  398. {
  399. struct dp_soc *soc = (struct dp_soc *)arg;
  400. int ring = 0, work_done, mac_id;
  401. struct dp_pdev *pdev = NULL;
  402. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  403. pdev = soc->pdev_list[ring];
  404. if (!pdev)
  405. continue;
  406. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  407. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  408. pdev->pdev_id);
  409. work_done = dp_mon_process(soc, mac_for_pdev,
  410. QCA_NAPI_BUDGET);
  411. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  412. FL("Reaped %d descs from Monitor rings"),
  413. work_done);
  414. }
  415. }
  416. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  417. }
  418. #ifndef REMOVE_PKT_LOG
  419. /**
  420. * dp_pkt_log_init() - API to initialize packet log
  421. * @ppdev: physical device handle
  422. * @scn: HIF context
  423. *
  424. * Return: none
  425. */
  426. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  427. {
  428. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  429. if (handle->pkt_log_init) {
  430. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  431. "%s: Packet log not initialized", __func__);
  432. return;
  433. }
  434. pktlog_sethandle(&handle->pl_dev, scn);
  435. pktlog_set_callback_regtype(PKTLOG_DEFAULT_CALLBACK_REGISTRATION);
  436. if (pktlogmod_init(scn)) {
  437. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  438. "%s: pktlogmod_init failed", __func__);
  439. handle->pkt_log_init = false;
  440. } else {
  441. handle->pkt_log_init = true;
  442. }
  443. }
  444. /**
  445. * dp_pkt_log_con_service() - connect packet log service
  446. * @ppdev: physical device handle
  447. * @scn: device context
  448. *
  449. * Return: none
  450. */
  451. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  452. {
  453. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  454. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  455. pktlog_htc_attach();
  456. }
  457. /**
  458. * dp_get_num_rx_contexts() - get number of RX contexts
  459. * @soc_hdl: cdp opaque soc handle
  460. *
  461. * Return: number of RX contexts
  462. */
  463. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  464. {
  465. int i;
  466. int num_rx_contexts = 0;
  467. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  468. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  469. if (wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i))
  470. num_rx_contexts++;
  471. return num_rx_contexts;
  472. }
  473. /**
  474. * dp_pktlogmod_exit() - API to cleanup pktlog info
  475. * @handle: Pdev handle
  476. *
  477. * Return: none
  478. */
  479. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  480. {
  481. void *scn = (void *)handle->soc->hif_handle;
  482. if (!scn) {
  483. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  484. "%s: Invalid hif(scn) handle", __func__);
  485. return;
  486. }
  487. pktlogmod_exit(scn);
  488. handle->pkt_log_init = false;
  489. }
  490. #endif
  491. #else
  492. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  493. /**
  494. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  495. * @soc: pointer to dp_soc handle
  496. * @intr_ctx_num: interrupt context number for which mon mask is needed
  497. *
  498. * Return: mon mask value
  499. */
  500. static inline
  501. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  502. {
  503. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  504. }
  505. #endif
  506. /**
  507. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  508. * @cdp_opaque_vdev: pointer to cdp_vdev
  509. *
  510. * Return: pointer to dp_vdev
  511. */
  512. static
  513. struct dp_vdev *dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  514. {
  515. return (struct dp_vdev *)cdp_opaque_vdev;
  516. }
  517. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  518. struct cdp_peer *peer_hdl,
  519. uint8_t *mac_addr,
  520. enum cdp_txrx_ast_entry_type type,
  521. uint32_t flags)
  522. {
  523. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  524. (struct dp_peer *)peer_hdl,
  525. mac_addr,
  526. type,
  527. flags);
  528. }
  529. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  530. struct cdp_peer *peer_hdl,
  531. uint8_t *wds_macaddr,
  532. uint32_t flags)
  533. {
  534. int status = -1;
  535. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  536. struct dp_ast_entry *ast_entry = NULL;
  537. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  538. qdf_spin_lock_bh(&soc->ast_lock);
  539. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  540. peer->vdev->pdev->pdev_id);
  541. if (ast_entry) {
  542. status = dp_peer_update_ast(soc,
  543. peer,
  544. ast_entry, flags);
  545. }
  546. qdf_spin_unlock_bh(&soc->ast_lock);
  547. return status;
  548. }
  549. /*
  550. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  551. * @soc_handle: Datapath SOC handle
  552. * @wds_macaddr: WDS entry MAC Address
  553. * Return: None
  554. */
  555. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  556. uint8_t *wds_macaddr,
  557. uint8_t *peer_mac_addr,
  558. void *vdev_handle)
  559. {
  560. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  561. struct dp_ast_entry *ast_entry = NULL;
  562. struct dp_ast_entry *tmp_ast_entry;
  563. struct dp_peer *peer;
  564. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  565. struct dp_pdev *pdev;
  566. if (!vdev)
  567. return;
  568. pdev = vdev->pdev;
  569. if (peer_mac_addr) {
  570. peer = dp_peer_find_hash_find(soc, peer_mac_addr,
  571. 0, vdev->vdev_id);
  572. if (!peer)
  573. return;
  574. qdf_spin_lock_bh(&soc->ast_lock);
  575. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, tmp_ast_entry) {
  576. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  577. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  578. dp_peer_del_ast(soc, ast_entry);
  579. }
  580. qdf_spin_unlock_bh(&soc->ast_lock);
  581. dp_peer_unref_delete(peer);
  582. } else if (wds_macaddr) {
  583. qdf_spin_lock_bh(&soc->ast_lock);
  584. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  585. pdev->pdev_id);
  586. if (ast_entry) {
  587. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  588. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  589. dp_peer_del_ast(soc, ast_entry);
  590. }
  591. qdf_spin_unlock_bh(&soc->ast_lock);
  592. }
  593. }
  594. /*
  595. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  596. * @soc: Datapath SOC handle
  597. *
  598. * Return: None
  599. */
  600. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  601. void *vdev_hdl)
  602. {
  603. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  604. struct dp_pdev *pdev;
  605. struct dp_vdev *vdev;
  606. struct dp_peer *peer;
  607. struct dp_ast_entry *ase, *temp_ase;
  608. int i;
  609. qdf_spin_lock_bh(&soc->ast_lock);
  610. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  611. pdev = soc->pdev_list[i];
  612. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  613. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  614. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  615. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  616. if ((ase->type ==
  617. CDP_TXRX_AST_TYPE_WDS_HM) ||
  618. (ase->type ==
  619. CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  620. dp_peer_del_ast(soc, ase);
  621. }
  622. }
  623. }
  624. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  625. }
  626. qdf_spin_unlock_bh(&soc->ast_lock);
  627. }
  628. /*
  629. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  630. * @soc: Datapath SOC handle
  631. *
  632. * Return: None
  633. */
  634. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  635. {
  636. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  637. struct dp_pdev *pdev;
  638. struct dp_vdev *vdev;
  639. struct dp_peer *peer;
  640. struct dp_ast_entry *ase, *temp_ase;
  641. int i;
  642. qdf_spin_lock_bh(&soc->ast_lock);
  643. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  644. pdev = soc->pdev_list[i];
  645. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  646. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  647. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  648. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  649. if ((ase->type ==
  650. CDP_TXRX_AST_TYPE_STATIC) ||
  651. (ase->type ==
  652. CDP_TXRX_AST_TYPE_SELF) ||
  653. (ase->type ==
  654. CDP_TXRX_AST_TYPE_STA_BSS))
  655. continue;
  656. dp_peer_del_ast(soc, ase);
  657. }
  658. }
  659. }
  660. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  661. }
  662. qdf_spin_unlock_bh(&soc->ast_lock);
  663. }
  664. /**
  665. * dp_peer_get_ast_info_by_soc_wifi3() - search the soc AST hash table
  666. * and return ast entry information
  667. * of first ast entry found in the
  668. * table with given mac address
  669. *
  670. * @soc : data path soc handle
  671. * @ast_mac_addr : AST entry mac address
  672. * @ast_entry_info : ast entry information
  673. *
  674. * return : true if ast entry found with ast_mac_addr
  675. * false if ast entry not found
  676. */
  677. static bool dp_peer_get_ast_info_by_soc_wifi3
  678. (struct cdp_soc_t *soc_hdl,
  679. uint8_t *ast_mac_addr,
  680. struct cdp_ast_entry_info *ast_entry_info)
  681. {
  682. struct dp_ast_entry *ast_entry;
  683. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  684. qdf_spin_lock_bh(&soc->ast_lock);
  685. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  686. if (!ast_entry || !ast_entry->peer) {
  687. qdf_spin_unlock_bh(&soc->ast_lock);
  688. return false;
  689. }
  690. if (ast_entry->delete_in_progress && !ast_entry->callback) {
  691. qdf_spin_unlock_bh(&soc->ast_lock);
  692. return false;
  693. }
  694. ast_entry_info->type = ast_entry->type;
  695. ast_entry_info->pdev_id = ast_entry->pdev_id;
  696. ast_entry_info->vdev_id = ast_entry->vdev_id;
  697. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  698. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  699. &ast_entry->peer->mac_addr.raw[0],
  700. QDF_MAC_ADDR_SIZE);
  701. qdf_spin_unlock_bh(&soc->ast_lock);
  702. return true;
  703. }
  704. /**
  705. * dp_peer_get_ast_info_by_pdevid_wifi3() - search the soc AST hash table
  706. * and return ast entry information
  707. * if mac address and pdev_id matches
  708. *
  709. * @soc : data path soc handle
  710. * @ast_mac_addr : AST entry mac address
  711. * @pdev_id : pdev_id
  712. * @ast_entry_info : ast entry information
  713. *
  714. * return : true if ast entry found with ast_mac_addr
  715. * false if ast entry not found
  716. */
  717. static bool dp_peer_get_ast_info_by_pdevid_wifi3
  718. (struct cdp_soc_t *soc_hdl,
  719. uint8_t *ast_mac_addr,
  720. uint8_t pdev_id,
  721. struct cdp_ast_entry_info *ast_entry_info)
  722. {
  723. struct dp_ast_entry *ast_entry;
  724. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  725. qdf_spin_lock_bh(&soc->ast_lock);
  726. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  727. if (!ast_entry || !ast_entry->peer) {
  728. qdf_spin_unlock_bh(&soc->ast_lock);
  729. return false;
  730. }
  731. if (ast_entry->delete_in_progress && !ast_entry->callback) {
  732. qdf_spin_unlock_bh(&soc->ast_lock);
  733. return false;
  734. }
  735. ast_entry_info->type = ast_entry->type;
  736. ast_entry_info->pdev_id = ast_entry->pdev_id;
  737. ast_entry_info->vdev_id = ast_entry->vdev_id;
  738. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  739. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  740. &ast_entry->peer->mac_addr.raw[0],
  741. QDF_MAC_ADDR_SIZE);
  742. qdf_spin_unlock_bh(&soc->ast_lock);
  743. return true;
  744. }
  745. /**
  746. * dp_peer_ast_entry_del_by_soc() - delete the ast entry from soc AST hash table
  747. * with given mac address
  748. *
  749. * @soc : data path soc handle
  750. * @ast_mac_addr : AST entry mac address
  751. * @callback : callback function to called on ast delete response from FW
  752. * @cookie : argument to be passed to callback
  753. *
  754. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  755. * is sent
  756. * QDF_STATUS_E_INVAL false if ast entry not found
  757. */
  758. static QDF_STATUS dp_peer_ast_entry_del_by_soc(struct cdp_soc_t *soc_handle,
  759. uint8_t *mac_addr,
  760. txrx_ast_free_cb callback,
  761. void *cookie)
  762. {
  763. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  764. struct dp_ast_entry *ast_entry;
  765. txrx_ast_free_cb cb = NULL;
  766. void *arg = NULL;
  767. qdf_spin_lock_bh(&soc->ast_lock);
  768. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  769. if (!ast_entry) {
  770. qdf_spin_unlock_bh(&soc->ast_lock);
  771. return -QDF_STATUS_E_INVAL;
  772. }
  773. if (ast_entry->callback) {
  774. cb = ast_entry->callback;
  775. arg = ast_entry->cookie;
  776. }
  777. ast_entry->callback = callback;
  778. ast_entry->cookie = cookie;
  779. /*
  780. * if delete_in_progress is set AST delete is sent to target
  781. * and host is waiting for response should not send delete
  782. * again
  783. */
  784. if (!ast_entry->delete_in_progress)
  785. dp_peer_del_ast(soc, ast_entry);
  786. qdf_spin_unlock_bh(&soc->ast_lock);
  787. if (cb) {
  788. cb(soc->ctrl_psoc,
  789. soc,
  790. arg,
  791. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  792. }
  793. return QDF_STATUS_SUCCESS;
  794. }
  795. /**
  796. * dp_peer_ast_entry_del_by_pdev() - delete the ast entry from soc AST hash
  797. * table if mac address and pdev_id matches
  798. *
  799. * @soc : data path soc handle
  800. * @ast_mac_addr : AST entry mac address
  801. * @pdev_id : pdev id
  802. * @callback : callback function to called on ast delete response from FW
  803. * @cookie : argument to be passed to callback
  804. *
  805. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  806. * is sent
  807. * QDF_STATUS_E_INVAL false if ast entry not found
  808. */
  809. static QDF_STATUS dp_peer_ast_entry_del_by_pdev(struct cdp_soc_t *soc_handle,
  810. uint8_t *mac_addr,
  811. uint8_t pdev_id,
  812. txrx_ast_free_cb callback,
  813. void *cookie)
  814. {
  815. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  816. struct dp_ast_entry *ast_entry;
  817. txrx_ast_free_cb cb = NULL;
  818. void *arg = NULL;
  819. qdf_spin_lock_bh(&soc->ast_lock);
  820. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, mac_addr, pdev_id);
  821. if (!ast_entry) {
  822. qdf_spin_unlock_bh(&soc->ast_lock);
  823. return -QDF_STATUS_E_INVAL;
  824. }
  825. if (ast_entry->callback) {
  826. cb = ast_entry->callback;
  827. arg = ast_entry->cookie;
  828. }
  829. ast_entry->callback = callback;
  830. ast_entry->cookie = cookie;
  831. /*
  832. * if delete_in_progress is set AST delete is sent to target
  833. * and host is waiting for response should not sent delete
  834. * again
  835. */
  836. if (!ast_entry->delete_in_progress)
  837. dp_peer_del_ast(soc, ast_entry);
  838. qdf_spin_unlock_bh(&soc->ast_lock);
  839. if (cb) {
  840. cb(soc->ctrl_psoc,
  841. soc,
  842. arg,
  843. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  844. }
  845. return QDF_STATUS_SUCCESS;
  846. }
  847. /**
  848. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  849. * @ring_num: ring num of the ring being queried
  850. * @grp_mask: the grp_mask array for the ring type in question.
  851. *
  852. * The grp_mask array is indexed by group number and the bit fields correspond
  853. * to ring numbers. We are finding which interrupt group a ring belongs to.
  854. *
  855. * Return: the index in the grp_mask array with the ring number.
  856. * -QDF_STATUS_E_NOENT if no entry is found
  857. */
  858. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  859. {
  860. int ext_group_num;
  861. int mask = 1 << ring_num;
  862. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  863. ext_group_num++) {
  864. if (mask & grp_mask[ext_group_num])
  865. return ext_group_num;
  866. }
  867. return -QDF_STATUS_E_NOENT;
  868. }
  869. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  870. enum hal_ring_type ring_type,
  871. int ring_num)
  872. {
  873. int *grp_mask;
  874. switch (ring_type) {
  875. case WBM2SW_RELEASE:
  876. /* dp_tx_comp_handler - soc->tx_comp_ring */
  877. if (ring_num < 3)
  878. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  879. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  880. else if (ring_num == 3) {
  881. /* sw treats this as a separate ring type */
  882. grp_mask = &soc->wlan_cfg_ctx->
  883. int_rx_wbm_rel_ring_mask[0];
  884. ring_num = 0;
  885. } else {
  886. qdf_assert(0);
  887. return -QDF_STATUS_E_NOENT;
  888. }
  889. break;
  890. case REO_EXCEPTION:
  891. /* dp_rx_err_process - &soc->reo_exception_ring */
  892. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  893. break;
  894. case REO_DST:
  895. /* dp_rx_process - soc->reo_dest_ring */
  896. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  897. break;
  898. case REO_STATUS:
  899. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  900. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  901. break;
  902. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  903. case RXDMA_MONITOR_STATUS:
  904. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  905. case RXDMA_MONITOR_DST:
  906. /* dp_mon_process */
  907. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  908. break;
  909. case RXDMA_DST:
  910. /* dp_rxdma_err_process */
  911. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  912. break;
  913. case RXDMA_BUF:
  914. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  915. break;
  916. case RXDMA_MONITOR_BUF:
  917. /* TODO: support low_thresh interrupt */
  918. return -QDF_STATUS_E_NOENT;
  919. break;
  920. case TCL_DATA:
  921. case TCL_CMD:
  922. case REO_CMD:
  923. case SW2WBM_RELEASE:
  924. case WBM_IDLE_LINK:
  925. /* normally empty SW_TO_HW rings */
  926. return -QDF_STATUS_E_NOENT;
  927. break;
  928. case TCL_STATUS:
  929. case REO_REINJECT:
  930. /* misc unused rings */
  931. return -QDF_STATUS_E_NOENT;
  932. break;
  933. case CE_SRC:
  934. case CE_DST:
  935. case CE_DST_STATUS:
  936. /* CE_rings - currently handled by hif */
  937. default:
  938. return -QDF_STATUS_E_NOENT;
  939. break;
  940. }
  941. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  942. }
  943. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  944. *ring_params, int ring_type, int ring_num)
  945. {
  946. int msi_group_number;
  947. int msi_data_count;
  948. int ret;
  949. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  950. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  951. &msi_data_count, &msi_data_start,
  952. &msi_irq_start);
  953. if (ret)
  954. return;
  955. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  956. ring_num);
  957. if (msi_group_number < 0) {
  958. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  959. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  960. ring_type, ring_num);
  961. ring_params->msi_addr = 0;
  962. ring_params->msi_data = 0;
  963. return;
  964. }
  965. if (msi_group_number > msi_data_count) {
  966. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  967. FL("2 msi_groups will share an msi; msi_group_num %d"),
  968. msi_group_number);
  969. QDF_ASSERT(0);
  970. }
  971. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  972. ring_params->msi_addr = addr_low;
  973. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  974. ring_params->msi_data = (msi_group_number % msi_data_count)
  975. + msi_data_start;
  976. ring_params->flags |= HAL_SRNG_MSI_INTR;
  977. }
  978. /**
  979. * dp_print_ast_stats() - Dump AST table contents
  980. * @soc: Datapath soc handle
  981. *
  982. * return void
  983. */
  984. #ifdef FEATURE_AST
  985. void dp_print_ast_stats(struct dp_soc *soc)
  986. {
  987. uint8_t i;
  988. uint8_t num_entries = 0;
  989. struct dp_vdev *vdev;
  990. struct dp_pdev *pdev;
  991. struct dp_peer *peer;
  992. struct dp_ast_entry *ase, *tmp_ase;
  993. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  994. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  995. "DA", "HMWDS_SEC"};
  996. DP_PRINT_STATS("AST Stats:");
  997. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  998. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  999. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  1000. DP_PRINT_STATS("AST Table:");
  1001. qdf_spin_lock_bh(&soc->ast_lock);
  1002. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1003. pdev = soc->pdev_list[i];
  1004. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1005. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1006. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1007. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  1008. DP_PRINT_STATS("%6d mac_addr = %pM"
  1009. " peer_mac_addr = %pM"
  1010. " peer_id = %u"
  1011. " type = %s"
  1012. " next_hop = %d"
  1013. " is_active = %d"
  1014. " is_bss = %d"
  1015. " ast_idx = %d"
  1016. " ast_hash = %d"
  1017. " delete_in_progress = %d"
  1018. " pdev_id = %d"
  1019. " vdev_id = %d",
  1020. ++num_entries,
  1021. ase->mac_addr.raw,
  1022. ase->peer->mac_addr.raw,
  1023. ase->peer->peer_ids[0],
  1024. type[ase->type],
  1025. ase->next_hop,
  1026. ase->is_active,
  1027. ase->is_bss,
  1028. ase->ast_idx,
  1029. ase->ast_hash_value,
  1030. ase->delete_in_progress,
  1031. ase->pdev_id,
  1032. ase->vdev_id);
  1033. }
  1034. }
  1035. }
  1036. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1037. }
  1038. qdf_spin_unlock_bh(&soc->ast_lock);
  1039. }
  1040. #else
  1041. void dp_print_ast_stats(struct dp_soc *soc)
  1042. {
  1043. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  1044. return;
  1045. }
  1046. #endif
  1047. /**
  1048. * dp_print_peer_table() - Dump all Peer stats
  1049. * @vdev: Datapath Vdev handle
  1050. *
  1051. * return void
  1052. */
  1053. static void dp_print_peer_table(struct dp_vdev *vdev)
  1054. {
  1055. struct dp_peer *peer = NULL;
  1056. DP_PRINT_STATS("Dumping Peer Table Stats:");
  1057. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1058. if (!peer) {
  1059. DP_PRINT_STATS("Invalid Peer");
  1060. return;
  1061. }
  1062. DP_PRINT_STATS(" peer_mac_addr = %pM"
  1063. " nawds_enabled = %d"
  1064. " bss_peer = %d"
  1065. " wapi = %d"
  1066. " wds_enabled = %d"
  1067. " delete in progress = %d"
  1068. " peer id = %d",
  1069. peer->mac_addr.raw,
  1070. peer->nawds_enabled,
  1071. peer->bss_peer,
  1072. peer->wapi,
  1073. peer->wds_enabled,
  1074. peer->delete_in_progress,
  1075. peer->peer_ids[0]);
  1076. }
  1077. }
  1078. /*
  1079. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  1080. */
  1081. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  1082. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  1083. {
  1084. void *hal_soc = soc->hal_soc;
  1085. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  1086. /* TODO: See if we should get align size from hal */
  1087. uint32_t ring_base_align = 8;
  1088. struct hal_srng_params ring_params;
  1089. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  1090. /* TODO: Currently hal layer takes care of endianness related settings.
  1091. * See if these settings need to passed from DP layer
  1092. */
  1093. ring_params.flags = 0;
  1094. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  1095. srng->hal_srng = NULL;
  1096. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  1097. srng->num_entries = num_entries;
  1098. if (!dp_is_soc_reinit(soc)) {
  1099. srng->base_vaddr_unaligned =
  1100. qdf_mem_alloc_consistent(soc->osdev,
  1101. soc->osdev->dev,
  1102. srng->alloc_size,
  1103. &srng->base_paddr_unaligned);
  1104. }
  1105. if (!srng->base_vaddr_unaligned) {
  1106. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1107. FL("alloc failed - ring_type: %d, ring_num %d"),
  1108. ring_type, ring_num);
  1109. return QDF_STATUS_E_NOMEM;
  1110. }
  1111. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  1112. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  1113. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  1114. ((unsigned long)(ring_params.ring_base_vaddr) -
  1115. (unsigned long)srng->base_vaddr_unaligned);
  1116. ring_params.num_entries = num_entries;
  1117. dp_verbose_debug("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u",
  1118. ring_type, ring_num,
  1119. (void *)ring_params.ring_base_vaddr,
  1120. (void *)ring_params.ring_base_paddr,
  1121. ring_params.num_entries);
  1122. if (soc->intr_mode == DP_INTR_MSI) {
  1123. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  1124. dp_verbose_debug("Using MSI for ring_type: %d, ring_num %d",
  1125. ring_type, ring_num);
  1126. } else {
  1127. ring_params.msi_data = 0;
  1128. ring_params.msi_addr = 0;
  1129. dp_verbose_debug("Skipping MSI for ring_type: %d, ring_num %d",
  1130. ring_type, ring_num);
  1131. }
  1132. /*
  1133. * Setup interrupt timer and batch counter thresholds for
  1134. * interrupt mitigation based on ring type
  1135. */
  1136. if (ring_type == REO_DST) {
  1137. ring_params.intr_timer_thres_us =
  1138. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1139. ring_params.intr_batch_cntr_thres_entries =
  1140. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1141. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  1142. ring_params.intr_timer_thres_us =
  1143. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  1144. ring_params.intr_batch_cntr_thres_entries =
  1145. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  1146. } else {
  1147. ring_params.intr_timer_thres_us =
  1148. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1149. ring_params.intr_batch_cntr_thres_entries =
  1150. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1151. }
  1152. /* Enable low threshold interrupts for rx buffer rings (regular and
  1153. * monitor buffer rings.
  1154. * TODO: See if this is required for any other ring
  1155. */
  1156. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  1157. (ring_type == RXDMA_MONITOR_STATUS)) {
  1158. /* TODO: Setting low threshold to 1/8th of ring size
  1159. * see if this needs to be configurable
  1160. */
  1161. ring_params.low_threshold = num_entries >> 3;
  1162. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1163. ring_params.intr_timer_thres_us =
  1164. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1165. ring_params.intr_batch_cntr_thres_entries = 0;
  1166. }
  1167. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  1168. mac_id, &ring_params);
  1169. if (!srng->hal_srng) {
  1170. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1171. srng->alloc_size,
  1172. srng->base_vaddr_unaligned,
  1173. srng->base_paddr_unaligned, 0);
  1174. }
  1175. return 0;
  1176. }
  1177. /*
  1178. * dp_srng_deinit() - Internal function to deinit SRNG rings used by data path
  1179. * @soc: DP SOC handle
  1180. * @srng: source ring structure
  1181. * @ring_type: type of ring
  1182. * @ring_num: ring number
  1183. *
  1184. * Return: None
  1185. */
  1186. static void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  1187. int ring_type, int ring_num)
  1188. {
  1189. if (!srng->hal_srng) {
  1190. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1191. FL("Ring type: %d, num:%d not setup"),
  1192. ring_type, ring_num);
  1193. return;
  1194. }
  1195. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1196. srng->hal_srng = NULL;
  1197. }
  1198. /**
  1199. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  1200. * Any buffers allocated and attached to ring entries are expected to be freed
  1201. * before calling this function.
  1202. */
  1203. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  1204. int ring_type, int ring_num)
  1205. {
  1206. if (!dp_is_soc_reinit(soc)) {
  1207. if (!srng->hal_srng && (srng->alloc_size == 0)) {
  1208. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1209. FL("Ring type: %d, num:%d not setup"),
  1210. ring_type, ring_num);
  1211. return;
  1212. }
  1213. if (srng->hal_srng) {
  1214. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1215. srng->hal_srng = NULL;
  1216. }
  1217. }
  1218. if (srng->alloc_size) {
  1219. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1220. srng->alloc_size,
  1221. srng->base_vaddr_unaligned,
  1222. srng->base_paddr_unaligned, 0);
  1223. srng->alloc_size = 0;
  1224. }
  1225. }
  1226. /* TODO: Need this interface from HIF */
  1227. void *hif_get_hal_handle(void *hif_handle);
  1228. /*
  1229. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1230. * @dp_ctx: DP SOC handle
  1231. * @budget: Number of frames/descriptors that can be processed in one shot
  1232. *
  1233. * Return: remaining budget/quota for the soc device
  1234. */
  1235. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1236. {
  1237. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1238. struct dp_soc *soc = int_ctx->soc;
  1239. int ring = 0;
  1240. uint32_t work_done = 0;
  1241. int budget = dp_budget;
  1242. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1243. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1244. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1245. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1246. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1247. uint32_t remaining_quota = dp_budget;
  1248. struct dp_pdev *pdev = NULL;
  1249. int mac_id;
  1250. /* Process Tx completion interrupts first to return back buffers */
  1251. while (tx_mask) {
  1252. if (tx_mask & 0x1) {
  1253. work_done = dp_tx_comp_handler(soc,
  1254. soc->tx_comp_ring[ring].hal_srng,
  1255. remaining_quota);
  1256. dp_verbose_debug("tx mask 0x%x ring %d, budget %d, work_done %d",
  1257. tx_mask, ring, budget, work_done);
  1258. budget -= work_done;
  1259. if (budget <= 0)
  1260. goto budget_done;
  1261. remaining_quota = budget;
  1262. }
  1263. tx_mask = tx_mask >> 1;
  1264. ring++;
  1265. }
  1266. /* Process REO Exception ring interrupt */
  1267. if (rx_err_mask) {
  1268. work_done = dp_rx_err_process(soc,
  1269. soc->reo_exception_ring.hal_srng,
  1270. remaining_quota);
  1271. dp_verbose_debug("REO Exception Ring: work_done %d budget %d",
  1272. work_done, budget);
  1273. budget -= work_done;
  1274. if (budget <= 0) {
  1275. goto budget_done;
  1276. }
  1277. remaining_quota = budget;
  1278. }
  1279. /* Process Rx WBM release ring interrupt */
  1280. if (rx_wbm_rel_mask) {
  1281. work_done = dp_rx_wbm_err_process(soc,
  1282. soc->rx_rel_ring.hal_srng, remaining_quota);
  1283. dp_verbose_debug("WBM Release Ring: work_done %d budget %d",
  1284. work_done, budget);
  1285. budget -= work_done;
  1286. if (budget <= 0) {
  1287. goto budget_done;
  1288. }
  1289. remaining_quota = budget;
  1290. }
  1291. /* Process Rx interrupts */
  1292. if (rx_mask) {
  1293. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1294. if (rx_mask & (1 << ring)) {
  1295. work_done = dp_rx_process(int_ctx,
  1296. soc->reo_dest_ring[ring].hal_srng,
  1297. ring,
  1298. remaining_quota);
  1299. dp_verbose_debug("rx mask 0x%x ring %d, work_done %d budget %d",
  1300. rx_mask, ring,
  1301. work_done, budget);
  1302. budget -= work_done;
  1303. if (budget <= 0)
  1304. goto budget_done;
  1305. remaining_quota = budget;
  1306. }
  1307. }
  1308. }
  1309. if (reo_status_mask)
  1310. dp_reo_status_ring_handler(soc);
  1311. /* Process LMAC interrupts */
  1312. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1313. pdev = soc->pdev_list[ring];
  1314. if (!pdev)
  1315. continue;
  1316. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1317. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1318. pdev->pdev_id);
  1319. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1320. work_done = dp_mon_process(soc, mac_for_pdev,
  1321. remaining_quota);
  1322. budget -= work_done;
  1323. if (budget <= 0)
  1324. goto budget_done;
  1325. remaining_quota = budget;
  1326. }
  1327. if (int_ctx->rxdma2host_ring_mask &
  1328. (1 << mac_for_pdev)) {
  1329. work_done = dp_rxdma_err_process(soc,
  1330. mac_for_pdev,
  1331. remaining_quota);
  1332. budget -= work_done;
  1333. if (budget <= 0)
  1334. goto budget_done;
  1335. remaining_quota = budget;
  1336. }
  1337. if (int_ctx->host2rxdma_ring_mask &
  1338. (1 << mac_for_pdev)) {
  1339. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1340. union dp_rx_desc_list_elem_t *tail = NULL;
  1341. struct dp_srng *rx_refill_buf_ring =
  1342. &pdev->rx_refill_buf_ring;
  1343. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1344. 1);
  1345. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1346. rx_refill_buf_ring,
  1347. &soc->rx_desc_buf[mac_for_pdev], 0,
  1348. &desc_list, &tail);
  1349. }
  1350. }
  1351. }
  1352. qdf_lro_flush(int_ctx->lro_ctx);
  1353. budget_done:
  1354. return dp_budget - budget;
  1355. }
  1356. /* dp_interrupt_timer()- timer poll for interrupts
  1357. *
  1358. * @arg: SoC Handle
  1359. *
  1360. * Return:
  1361. *
  1362. */
  1363. static void dp_interrupt_timer(void *arg)
  1364. {
  1365. struct dp_soc *soc = (struct dp_soc *) arg;
  1366. int i;
  1367. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1368. for (i = 0;
  1369. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1370. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1371. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1372. }
  1373. }
  1374. /*
  1375. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1376. * @txrx_soc: DP SOC handle
  1377. *
  1378. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1379. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1380. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1381. *
  1382. * Return: 0 for success, nonzero for failure.
  1383. */
  1384. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1385. {
  1386. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1387. int i;
  1388. soc->intr_mode = DP_INTR_POLL;
  1389. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1390. soc->intr_ctx[i].dp_intr_id = i;
  1391. soc->intr_ctx[i].tx_ring_mask =
  1392. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1393. soc->intr_ctx[i].rx_ring_mask =
  1394. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1395. soc->intr_ctx[i].rx_mon_ring_mask =
  1396. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1397. soc->intr_ctx[i].rx_err_ring_mask =
  1398. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1399. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1400. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1401. soc->intr_ctx[i].reo_status_ring_mask =
  1402. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1403. soc->intr_ctx[i].rxdma2host_ring_mask =
  1404. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1405. soc->intr_ctx[i].soc = soc;
  1406. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1407. }
  1408. qdf_timer_init(soc->osdev, &soc->int_timer,
  1409. dp_interrupt_timer, (void *)soc,
  1410. QDF_TIMER_TYPE_WAKE_APPS);
  1411. return QDF_STATUS_SUCCESS;
  1412. }
  1413. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1414. #if defined(CONFIG_MCL)
  1415. /*
  1416. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1417. * @txrx_soc: DP SOC handle
  1418. *
  1419. * Call the appropriate attach function based on the mode of operation.
  1420. * This is a WAR for enabling monitor mode.
  1421. *
  1422. * Return: 0 for success. nonzero for failure.
  1423. */
  1424. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1425. {
  1426. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1427. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1428. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1429. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1430. "%s: Poll mode", __func__);
  1431. return dp_soc_attach_poll(txrx_soc);
  1432. } else {
  1433. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1434. "%s: Interrupt mode", __func__);
  1435. return dp_soc_interrupt_attach(txrx_soc);
  1436. }
  1437. }
  1438. #else
  1439. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1440. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1441. {
  1442. return dp_soc_attach_poll(txrx_soc);
  1443. }
  1444. #else
  1445. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1446. {
  1447. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1448. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1449. return dp_soc_attach_poll(txrx_soc);
  1450. else
  1451. return dp_soc_interrupt_attach(txrx_soc);
  1452. }
  1453. #endif
  1454. #endif
  1455. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1456. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1457. {
  1458. int j;
  1459. int num_irq = 0;
  1460. int tx_mask =
  1461. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1462. int rx_mask =
  1463. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1464. int rx_mon_mask =
  1465. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1466. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1467. soc->wlan_cfg_ctx, intr_ctx_num);
  1468. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1469. soc->wlan_cfg_ctx, intr_ctx_num);
  1470. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1471. soc->wlan_cfg_ctx, intr_ctx_num);
  1472. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1473. soc->wlan_cfg_ctx, intr_ctx_num);
  1474. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1475. soc->wlan_cfg_ctx, intr_ctx_num);
  1476. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  1477. soc->wlan_cfg_ctx, intr_ctx_num);
  1478. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1479. if (tx_mask & (1 << j)) {
  1480. irq_id_map[num_irq++] =
  1481. (wbm2host_tx_completions_ring1 - j);
  1482. }
  1483. if (rx_mask & (1 << j)) {
  1484. irq_id_map[num_irq++] =
  1485. (reo2host_destination_ring1 - j);
  1486. }
  1487. if (rxdma2host_ring_mask & (1 << j)) {
  1488. irq_id_map[num_irq++] =
  1489. rxdma2host_destination_ring_mac1 -
  1490. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1491. }
  1492. if (host2rxdma_ring_mask & (1 << j)) {
  1493. irq_id_map[num_irq++] =
  1494. host2rxdma_host_buf_ring_mac1 -
  1495. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1496. }
  1497. if (host2rxdma_mon_ring_mask & (1 << j)) {
  1498. irq_id_map[num_irq++] =
  1499. host2rxdma_monitor_ring1 -
  1500. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1501. }
  1502. if (rx_mon_mask & (1 << j)) {
  1503. irq_id_map[num_irq++] =
  1504. ppdu_end_interrupts_mac1 -
  1505. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1506. irq_id_map[num_irq++] =
  1507. rxdma2host_monitor_status_ring_mac1 -
  1508. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1509. }
  1510. if (rx_wbm_rel_ring_mask & (1 << j))
  1511. irq_id_map[num_irq++] = wbm2host_rx_release;
  1512. if (rx_err_ring_mask & (1 << j))
  1513. irq_id_map[num_irq++] = reo2host_exception;
  1514. if (reo_status_ring_mask & (1 << j))
  1515. irq_id_map[num_irq++] = reo2host_status;
  1516. }
  1517. *num_irq_r = num_irq;
  1518. }
  1519. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1520. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1521. int msi_vector_count, int msi_vector_start)
  1522. {
  1523. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1524. soc->wlan_cfg_ctx, intr_ctx_num);
  1525. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1526. soc->wlan_cfg_ctx, intr_ctx_num);
  1527. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1528. soc->wlan_cfg_ctx, intr_ctx_num);
  1529. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1530. soc->wlan_cfg_ctx, intr_ctx_num);
  1531. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1532. soc->wlan_cfg_ctx, intr_ctx_num);
  1533. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1534. soc->wlan_cfg_ctx, intr_ctx_num);
  1535. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1536. soc->wlan_cfg_ctx, intr_ctx_num);
  1537. unsigned int vector =
  1538. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1539. int num_irq = 0;
  1540. soc->intr_mode = DP_INTR_MSI;
  1541. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1542. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1543. irq_id_map[num_irq++] =
  1544. pld_get_msi_irq(soc->osdev->dev, vector);
  1545. *num_irq_r = num_irq;
  1546. }
  1547. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1548. int *irq_id_map, int *num_irq)
  1549. {
  1550. int msi_vector_count, ret;
  1551. uint32_t msi_base_data, msi_vector_start;
  1552. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1553. &msi_vector_count,
  1554. &msi_base_data,
  1555. &msi_vector_start);
  1556. if (ret)
  1557. return dp_soc_interrupt_map_calculate_integrated(soc,
  1558. intr_ctx_num, irq_id_map, num_irq);
  1559. else
  1560. dp_soc_interrupt_map_calculate_msi(soc,
  1561. intr_ctx_num, irq_id_map, num_irq,
  1562. msi_vector_count, msi_vector_start);
  1563. }
  1564. /*
  1565. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1566. * @txrx_soc: DP SOC handle
  1567. *
  1568. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1569. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1570. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1571. *
  1572. * Return: 0 for success. nonzero for failure.
  1573. */
  1574. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1575. {
  1576. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1577. int i = 0;
  1578. int num_irq = 0;
  1579. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1580. int ret = 0;
  1581. /* Map of IRQ ids registered with one interrupt context */
  1582. int irq_id_map[HIF_MAX_GRP_IRQ];
  1583. int tx_mask =
  1584. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1585. int rx_mask =
  1586. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1587. int rx_mon_mask =
  1588. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1589. int rx_err_ring_mask =
  1590. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1591. int rx_wbm_rel_ring_mask =
  1592. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1593. int reo_status_ring_mask =
  1594. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1595. int rxdma2host_ring_mask =
  1596. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1597. int host2rxdma_ring_mask =
  1598. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1599. int host2rxdma_mon_ring_mask =
  1600. wlan_cfg_get_host2rxdma_mon_ring_mask(
  1601. soc->wlan_cfg_ctx, i);
  1602. soc->intr_ctx[i].dp_intr_id = i;
  1603. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1604. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1605. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1606. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1607. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1608. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1609. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1610. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1611. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  1612. host2rxdma_mon_ring_mask;
  1613. soc->intr_ctx[i].soc = soc;
  1614. num_irq = 0;
  1615. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1616. &num_irq);
  1617. ret = hif_register_ext_group(soc->hif_handle,
  1618. num_irq, irq_id_map, dp_service_srngs,
  1619. &soc->intr_ctx[i], "dp_intr",
  1620. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1621. if (ret) {
  1622. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1623. FL("failed, ret = %d"), ret);
  1624. return QDF_STATUS_E_FAILURE;
  1625. }
  1626. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1627. }
  1628. hif_configure_ext_group_interrupts(soc->hif_handle);
  1629. return QDF_STATUS_SUCCESS;
  1630. }
  1631. /*
  1632. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1633. * @txrx_soc: DP SOC handle
  1634. *
  1635. * Return: void
  1636. */
  1637. static void dp_soc_interrupt_detach(void *txrx_soc)
  1638. {
  1639. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1640. int i;
  1641. if (soc->intr_mode == DP_INTR_POLL) {
  1642. qdf_timer_stop(&soc->int_timer);
  1643. qdf_timer_free(&soc->int_timer);
  1644. } else {
  1645. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1646. }
  1647. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1648. soc->intr_ctx[i].tx_ring_mask = 0;
  1649. soc->intr_ctx[i].rx_ring_mask = 0;
  1650. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1651. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1652. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1653. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1654. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1655. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1656. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  1657. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1658. }
  1659. }
  1660. #define AVG_MAX_MPDUS_PER_TID 128
  1661. #define AVG_TIDS_PER_CLIENT 2
  1662. #define AVG_FLOWS_PER_TID 2
  1663. #define AVG_MSDUS_PER_FLOW 128
  1664. #define AVG_MSDUS_PER_MPDU 4
  1665. /*
  1666. * Allocate and setup link descriptor pool that will be used by HW for
  1667. * various link and queue descriptors and managed by WBM
  1668. */
  1669. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1670. {
  1671. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1672. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1673. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1674. uint32_t num_mpdus_per_link_desc =
  1675. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1676. uint32_t num_msdus_per_link_desc =
  1677. hal_num_msdus_per_link_desc(soc->hal_soc);
  1678. uint32_t num_mpdu_links_per_queue_desc =
  1679. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1680. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1681. uint32_t total_link_descs, total_mem_size;
  1682. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1683. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1684. uint32_t num_link_desc_banks;
  1685. uint32_t last_bank_size = 0;
  1686. uint32_t entry_size, num_entries;
  1687. int i;
  1688. uint32_t desc_id = 0;
  1689. qdf_dma_addr_t *baseaddr = NULL;
  1690. /* Only Tx queue descriptors are allocated from common link descriptor
  1691. * pool Rx queue descriptors are not included in this because (REO queue
  1692. * extension descriptors) they are expected to be allocated contiguously
  1693. * with REO queue descriptors
  1694. */
  1695. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1696. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1697. num_mpdu_queue_descs = num_mpdu_link_descs /
  1698. num_mpdu_links_per_queue_desc;
  1699. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1700. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1701. num_msdus_per_link_desc;
  1702. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1703. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1704. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1705. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1706. /* Round up to power of 2 */
  1707. total_link_descs = 1;
  1708. while (total_link_descs < num_entries)
  1709. total_link_descs <<= 1;
  1710. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1711. FL("total_link_descs: %u, link_desc_size: %d"),
  1712. total_link_descs, link_desc_size);
  1713. total_mem_size = total_link_descs * link_desc_size;
  1714. total_mem_size += link_desc_align;
  1715. if (total_mem_size <= max_alloc_size) {
  1716. num_link_desc_banks = 0;
  1717. last_bank_size = total_mem_size;
  1718. } else {
  1719. num_link_desc_banks = (total_mem_size) /
  1720. (max_alloc_size - link_desc_align);
  1721. last_bank_size = total_mem_size %
  1722. (max_alloc_size - link_desc_align);
  1723. }
  1724. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1725. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1726. total_mem_size, num_link_desc_banks);
  1727. for (i = 0; i < num_link_desc_banks; i++) {
  1728. if (!dp_is_soc_reinit(soc)) {
  1729. baseaddr = &soc->link_desc_banks[i].
  1730. base_paddr_unaligned;
  1731. soc->link_desc_banks[i].base_vaddr_unaligned =
  1732. qdf_mem_alloc_consistent(soc->osdev,
  1733. soc->osdev->dev,
  1734. max_alloc_size,
  1735. baseaddr);
  1736. }
  1737. soc->link_desc_banks[i].size = max_alloc_size;
  1738. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1739. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1740. ((unsigned long)(
  1741. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1742. link_desc_align));
  1743. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1744. soc->link_desc_banks[i].base_paddr_unaligned) +
  1745. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1746. (unsigned long)(
  1747. soc->link_desc_banks[i].base_vaddr_unaligned));
  1748. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1749. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1750. FL("Link descriptor memory alloc failed"));
  1751. goto fail;
  1752. }
  1753. }
  1754. if (last_bank_size) {
  1755. /* Allocate last bank in case total memory required is not exact
  1756. * multiple of max_alloc_size
  1757. */
  1758. if (!dp_is_soc_reinit(soc)) {
  1759. baseaddr = &soc->link_desc_banks[i].
  1760. base_paddr_unaligned;
  1761. soc->link_desc_banks[i].base_vaddr_unaligned =
  1762. qdf_mem_alloc_consistent(soc->osdev,
  1763. soc->osdev->dev,
  1764. last_bank_size,
  1765. baseaddr);
  1766. }
  1767. soc->link_desc_banks[i].size = last_bank_size;
  1768. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1769. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1770. ((unsigned long)(
  1771. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1772. link_desc_align));
  1773. soc->link_desc_banks[i].base_paddr =
  1774. (unsigned long)(
  1775. soc->link_desc_banks[i].base_paddr_unaligned) +
  1776. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1777. (unsigned long)(
  1778. soc->link_desc_banks[i].base_vaddr_unaligned));
  1779. }
  1780. /* Allocate and setup link descriptor idle list for HW internal use */
  1781. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1782. total_mem_size = entry_size * total_link_descs;
  1783. if (total_mem_size <= max_alloc_size) {
  1784. void *desc;
  1785. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1786. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1787. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1788. FL("Link desc idle ring setup failed"));
  1789. goto fail;
  1790. }
  1791. hal_srng_access_start_unlocked(soc->hal_soc,
  1792. soc->wbm_idle_link_ring.hal_srng);
  1793. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1794. soc->link_desc_banks[i].base_paddr; i++) {
  1795. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1796. ((unsigned long)(
  1797. soc->link_desc_banks[i].base_vaddr) -
  1798. (unsigned long)(
  1799. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1800. / link_desc_size;
  1801. unsigned long paddr = (unsigned long)(
  1802. soc->link_desc_banks[i].base_paddr);
  1803. while (num_entries && (desc = hal_srng_src_get_next(
  1804. soc->hal_soc,
  1805. soc->wbm_idle_link_ring.hal_srng))) {
  1806. hal_set_link_desc_addr(desc,
  1807. LINK_DESC_COOKIE(desc_id, i), paddr);
  1808. num_entries--;
  1809. desc_id++;
  1810. paddr += link_desc_size;
  1811. }
  1812. }
  1813. hal_srng_access_end_unlocked(soc->hal_soc,
  1814. soc->wbm_idle_link_ring.hal_srng);
  1815. } else {
  1816. uint32_t num_scatter_bufs;
  1817. uint32_t num_entries_per_buf;
  1818. uint32_t rem_entries;
  1819. uint8_t *scatter_buf_ptr;
  1820. uint16_t scatter_buf_num;
  1821. uint32_t buf_size = 0;
  1822. soc->wbm_idle_scatter_buf_size =
  1823. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1824. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1825. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1826. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1827. soc->hal_soc, total_mem_size,
  1828. soc->wbm_idle_scatter_buf_size);
  1829. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1830. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1831. FL("scatter bufs size out of bounds"));
  1832. goto fail;
  1833. }
  1834. for (i = 0; i < num_scatter_bufs; i++) {
  1835. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  1836. if (!dp_is_soc_reinit(soc)) {
  1837. buf_size = soc->wbm_idle_scatter_buf_size;
  1838. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1839. qdf_mem_alloc_consistent(soc->osdev,
  1840. soc->osdev->
  1841. dev,
  1842. buf_size,
  1843. baseaddr);
  1844. }
  1845. if (!soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1846. QDF_TRACE(QDF_MODULE_ID_DP,
  1847. QDF_TRACE_LEVEL_ERROR,
  1848. FL("Scatter lst memory alloc fail"));
  1849. goto fail;
  1850. }
  1851. }
  1852. /* Populate idle list scatter buffers with link descriptor
  1853. * pointers
  1854. */
  1855. scatter_buf_num = 0;
  1856. scatter_buf_ptr = (uint8_t *)(
  1857. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1858. rem_entries = num_entries_per_buf;
  1859. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1860. soc->link_desc_banks[i].base_paddr; i++) {
  1861. uint32_t num_link_descs =
  1862. (soc->link_desc_banks[i].size -
  1863. ((unsigned long)(
  1864. soc->link_desc_banks[i].base_vaddr) -
  1865. (unsigned long)(
  1866. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1867. / link_desc_size;
  1868. unsigned long paddr = (unsigned long)(
  1869. soc->link_desc_banks[i].base_paddr);
  1870. while (num_link_descs) {
  1871. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1872. LINK_DESC_COOKIE(desc_id, i), paddr);
  1873. num_link_descs--;
  1874. desc_id++;
  1875. paddr += link_desc_size;
  1876. rem_entries--;
  1877. if (rem_entries) {
  1878. scatter_buf_ptr += entry_size;
  1879. } else {
  1880. rem_entries = num_entries_per_buf;
  1881. scatter_buf_num++;
  1882. if (scatter_buf_num >= num_scatter_bufs)
  1883. break;
  1884. scatter_buf_ptr = (uint8_t *)(
  1885. soc->wbm_idle_scatter_buf_base_vaddr[
  1886. scatter_buf_num]);
  1887. }
  1888. }
  1889. }
  1890. /* Setup link descriptor idle list in HW */
  1891. hal_setup_link_idle_list(soc->hal_soc,
  1892. soc->wbm_idle_scatter_buf_base_paddr,
  1893. soc->wbm_idle_scatter_buf_base_vaddr,
  1894. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1895. (uint32_t)(scatter_buf_ptr -
  1896. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1897. scatter_buf_num-1])), total_link_descs);
  1898. }
  1899. return 0;
  1900. fail:
  1901. if (soc->wbm_idle_link_ring.hal_srng) {
  1902. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1903. WBM_IDLE_LINK, 0);
  1904. }
  1905. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1906. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1907. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1908. soc->wbm_idle_scatter_buf_size,
  1909. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1910. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1911. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1912. }
  1913. }
  1914. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1915. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1916. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1917. soc->link_desc_banks[i].size,
  1918. soc->link_desc_banks[i].base_vaddr_unaligned,
  1919. soc->link_desc_banks[i].base_paddr_unaligned,
  1920. 0);
  1921. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1922. }
  1923. }
  1924. return QDF_STATUS_E_FAILURE;
  1925. }
  1926. /*
  1927. * Free link descriptor pool that was setup HW
  1928. */
  1929. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1930. {
  1931. int i;
  1932. if (soc->wbm_idle_link_ring.hal_srng) {
  1933. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1934. WBM_IDLE_LINK, 0);
  1935. }
  1936. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1937. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1938. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1939. soc->wbm_idle_scatter_buf_size,
  1940. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1941. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1942. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1943. }
  1944. }
  1945. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1946. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1947. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1948. soc->link_desc_banks[i].size,
  1949. soc->link_desc_banks[i].base_vaddr_unaligned,
  1950. soc->link_desc_banks[i].base_paddr_unaligned,
  1951. 0);
  1952. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1953. }
  1954. }
  1955. }
  1956. #ifdef IPA_OFFLOAD
  1957. #define REO_DST_RING_SIZE_QCA6290 1023
  1958. #ifndef QCA_WIFI_QCA8074_VP
  1959. #define REO_DST_RING_SIZE_QCA8074 1023
  1960. #else
  1961. #define REO_DST_RING_SIZE_QCA8074 8
  1962. #endif /* QCA_WIFI_QCA8074_VP */
  1963. #else
  1964. #define REO_DST_RING_SIZE_QCA6290 1024
  1965. #ifndef QCA_WIFI_QCA8074_VP
  1966. #define REO_DST_RING_SIZE_QCA8074 2048
  1967. #else
  1968. #define REO_DST_RING_SIZE_QCA8074 8
  1969. #endif /* QCA_WIFI_QCA8074_VP */
  1970. #endif /* IPA_OFFLOAD */
  1971. /*
  1972. * dp_ast_aging_timer_fn() - Timer callback function for WDS aging
  1973. * @soc: Datapath SOC handle
  1974. *
  1975. * This is a timer function used to age out stale AST nodes from
  1976. * AST table
  1977. */
  1978. #ifdef FEATURE_WDS
  1979. static void dp_ast_aging_timer_fn(void *soc_hdl)
  1980. {
  1981. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1982. struct dp_pdev *pdev;
  1983. struct dp_vdev *vdev;
  1984. struct dp_peer *peer;
  1985. struct dp_ast_entry *ase, *temp_ase;
  1986. int i;
  1987. bool check_wds_ase = false;
  1988. if (soc->wds_ast_aging_timer_cnt++ >= DP_WDS_AST_AGING_TIMER_CNT) {
  1989. soc->wds_ast_aging_timer_cnt = 0;
  1990. check_wds_ase = true;
  1991. }
  1992. /* Peer list access lock */
  1993. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1994. /* AST list access lock */
  1995. qdf_spin_lock_bh(&soc->ast_lock);
  1996. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1997. pdev = soc->pdev_list[i];
  1998. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1999. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2000. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2001. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  2002. /*
  2003. * Do not expire static ast entries
  2004. * and HM WDS entries
  2005. */
  2006. if (ase->type !=
  2007. CDP_TXRX_AST_TYPE_WDS &&
  2008. ase->type !=
  2009. CDP_TXRX_AST_TYPE_MEC &&
  2010. ase->type !=
  2011. CDP_TXRX_AST_TYPE_DA)
  2012. continue;
  2013. /* Expire MEC entry every n sec.
  2014. * This needs to be expired in
  2015. * case if STA backbone is made as
  2016. * AP backbone, In this case it needs
  2017. * to be re-added as a WDS entry.
  2018. */
  2019. if (ase->is_active && ase->type ==
  2020. CDP_TXRX_AST_TYPE_MEC) {
  2021. ase->is_active = FALSE;
  2022. continue;
  2023. } else if (ase->is_active &&
  2024. check_wds_ase) {
  2025. ase->is_active = FALSE;
  2026. continue;
  2027. }
  2028. if (ase->type ==
  2029. CDP_TXRX_AST_TYPE_MEC) {
  2030. DP_STATS_INC(soc,
  2031. ast.aged_out, 1);
  2032. dp_peer_del_ast(soc, ase);
  2033. } else if (check_wds_ase) {
  2034. DP_STATS_INC(soc,
  2035. ast.aged_out, 1);
  2036. dp_peer_del_ast(soc, ase);
  2037. }
  2038. }
  2039. }
  2040. }
  2041. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2042. }
  2043. qdf_spin_unlock_bh(&soc->ast_lock);
  2044. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2045. if (qdf_atomic_read(&soc->cmn_init_done))
  2046. qdf_timer_mod(&soc->ast_aging_timer,
  2047. DP_AST_AGING_TIMER_DEFAULT_MS);
  2048. }
  2049. /*
  2050. * dp_soc_wds_attach() - Setup WDS timer and AST table
  2051. * @soc: Datapath SOC handle
  2052. *
  2053. * Return: None
  2054. */
  2055. static void dp_soc_wds_attach(struct dp_soc *soc)
  2056. {
  2057. soc->wds_ast_aging_timer_cnt = 0;
  2058. qdf_timer_init(soc->osdev, &soc->ast_aging_timer,
  2059. dp_ast_aging_timer_fn, (void *)soc,
  2060. QDF_TIMER_TYPE_WAKE_APPS);
  2061. qdf_timer_mod(&soc->ast_aging_timer, DP_AST_AGING_TIMER_DEFAULT_MS);
  2062. }
  2063. /*
  2064. * dp_soc_wds_detach() - Detach WDS data structures and timers
  2065. * @txrx_soc: DP SOC handle
  2066. *
  2067. * Return: None
  2068. */
  2069. static void dp_soc_wds_detach(struct dp_soc *soc)
  2070. {
  2071. qdf_timer_stop(&soc->ast_aging_timer);
  2072. qdf_timer_free(&soc->ast_aging_timer);
  2073. }
  2074. #else
  2075. static void dp_soc_wds_attach(struct dp_soc *soc)
  2076. {
  2077. }
  2078. static void dp_soc_wds_detach(struct dp_soc *soc)
  2079. {
  2080. }
  2081. #endif
  2082. /*
  2083. * dp_soc_reset_ring_map() - Reset cpu ring map
  2084. * @soc: Datapath soc handler
  2085. *
  2086. * This api resets the default cpu ring map
  2087. */
  2088. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  2089. {
  2090. uint8_t i;
  2091. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2092. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  2093. switch (nss_config) {
  2094. case dp_nss_cfg_first_radio:
  2095. /*
  2096. * Setting Tx ring map for one nss offloaded radio
  2097. */
  2098. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  2099. break;
  2100. case dp_nss_cfg_second_radio:
  2101. /*
  2102. * Setting Tx ring for two nss offloaded radios
  2103. */
  2104. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  2105. break;
  2106. case dp_nss_cfg_dbdc:
  2107. /*
  2108. * Setting Tx ring map for 2 nss offloaded radios
  2109. */
  2110. soc->tx_ring_map[i] =
  2111. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  2112. break;
  2113. case dp_nss_cfg_dbtc:
  2114. /*
  2115. * Setting Tx ring map for 3 nss offloaded radios
  2116. */
  2117. soc->tx_ring_map[i] =
  2118. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  2119. break;
  2120. default:
  2121. dp_err("tx_ring_map failed due to invalid nss cfg");
  2122. break;
  2123. }
  2124. }
  2125. }
  2126. /*
  2127. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  2128. * @dp_soc - DP soc handle
  2129. * @ring_type - ring type
  2130. * @ring_num - ring_num
  2131. *
  2132. * return 0 or 1
  2133. */
  2134. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  2135. {
  2136. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2137. uint8_t status = 0;
  2138. switch (ring_type) {
  2139. case WBM2SW_RELEASE:
  2140. case REO_DST:
  2141. case RXDMA_BUF:
  2142. status = ((nss_config) & (1 << ring_num));
  2143. break;
  2144. default:
  2145. break;
  2146. }
  2147. return status;
  2148. }
  2149. /*
  2150. * dp_soc_reset_intr_mask() - reset interrupt mask
  2151. * @dp_soc - DP Soc handle
  2152. *
  2153. * Return: Return void
  2154. */
  2155. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  2156. {
  2157. uint8_t j;
  2158. int *grp_mask = NULL;
  2159. int group_number, mask, num_ring;
  2160. /* number of tx ring */
  2161. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  2162. /*
  2163. * group mask for tx completion ring.
  2164. */
  2165. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  2166. /* loop and reset the mask for only offloaded ring */
  2167. for (j = 0; j < num_ring; j++) {
  2168. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  2169. continue;
  2170. }
  2171. /*
  2172. * Group number corresponding to tx offloaded ring.
  2173. */
  2174. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2175. if (group_number < 0) {
  2176. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2177. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2178. WBM2SW_RELEASE, j);
  2179. return;
  2180. }
  2181. /* reset the tx mask for offloaded ring */
  2182. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2183. mask &= (~(1 << j));
  2184. /*
  2185. * reset the interrupt mask for offloaded ring.
  2186. */
  2187. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2188. }
  2189. /* number of rx rings */
  2190. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2191. /*
  2192. * group mask for reo destination ring.
  2193. */
  2194. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  2195. /* loop and reset the mask for only offloaded ring */
  2196. for (j = 0; j < num_ring; j++) {
  2197. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  2198. continue;
  2199. }
  2200. /*
  2201. * Group number corresponding to rx offloaded ring.
  2202. */
  2203. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2204. if (group_number < 0) {
  2205. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2206. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2207. REO_DST, j);
  2208. return;
  2209. }
  2210. /* set the interrupt mask for offloaded ring */
  2211. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2212. mask &= (~(1 << j));
  2213. /*
  2214. * set the interrupt mask to zero for rx offloaded radio.
  2215. */
  2216. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2217. }
  2218. /*
  2219. * group mask for Rx buffer refill ring
  2220. */
  2221. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  2222. /* loop and reset the mask for only offloaded ring */
  2223. for (j = 0; j < MAX_PDEV_CNT; j++) {
  2224. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  2225. continue;
  2226. }
  2227. /*
  2228. * Group number corresponding to rx offloaded ring.
  2229. */
  2230. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2231. if (group_number < 0) {
  2232. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2233. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2234. REO_DST, j);
  2235. return;
  2236. }
  2237. /* set the interrupt mask for offloaded ring */
  2238. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2239. group_number);
  2240. mask &= (~(1 << j));
  2241. /*
  2242. * set the interrupt mask to zero for rx offloaded radio.
  2243. */
  2244. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2245. group_number, mask);
  2246. }
  2247. }
  2248. #ifdef IPA_OFFLOAD
  2249. /**
  2250. * dp_reo_remap_config() - configure reo remap register value based
  2251. * nss configuration.
  2252. * based on offload_radio value below remap configuration
  2253. * get applied.
  2254. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  2255. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  2256. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  2257. * 3 - both Radios handled by NSS (remap not required)
  2258. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  2259. *
  2260. * @remap1: output parameter indicates reo remap 1 register value
  2261. * @remap2: output parameter indicates reo remap 2 register value
  2262. * Return: bool type, true if remap is configured else false.
  2263. */
  2264. static bool dp_reo_remap_config(struct dp_soc *soc,
  2265. uint32_t *remap1,
  2266. uint32_t *remap2)
  2267. {
  2268. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  2269. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  2270. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  2271. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  2272. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  2273. return true;
  2274. }
  2275. #else
  2276. static bool dp_reo_remap_config(struct dp_soc *soc,
  2277. uint32_t *remap1,
  2278. uint32_t *remap2)
  2279. {
  2280. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2281. switch (offload_radio) {
  2282. case dp_nss_cfg_default:
  2283. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2284. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2285. (0x3 << 18) | (0x4 << 21)) << 8;
  2286. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2287. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2288. (0x3 << 18) | (0x4 << 21)) << 8;
  2289. break;
  2290. case dp_nss_cfg_first_radio:
  2291. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  2292. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  2293. (0x2 << 18) | (0x3 << 21)) << 8;
  2294. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  2295. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  2296. (0x4 << 18) | (0x2 << 21)) << 8;
  2297. break;
  2298. case dp_nss_cfg_second_radio:
  2299. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2300. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2301. (0x1 << 18) | (0x3 << 21)) << 8;
  2302. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2303. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2304. (0x4 << 18) | (0x1 << 21)) << 8;
  2305. break;
  2306. case dp_nss_cfg_dbdc:
  2307. case dp_nss_cfg_dbtc:
  2308. /* return false if both or all are offloaded to NSS */
  2309. return false;
  2310. }
  2311. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2312. *remap1, *remap2, offload_radio);
  2313. return true;
  2314. }
  2315. #endif
  2316. /*
  2317. * dp_reo_frag_dst_set() - configure reo register to set the
  2318. * fragment destination ring
  2319. * @soc : Datapath soc
  2320. * @frag_dst_ring : output parameter to set fragment destination ring
  2321. *
  2322. * Based on offload_radio below fragment destination rings is selected
  2323. * 0 - TCL
  2324. * 1 - SW1
  2325. * 2 - SW2
  2326. * 3 - SW3
  2327. * 4 - SW4
  2328. * 5 - Release
  2329. * 6 - FW
  2330. * 7 - alternate select
  2331. *
  2332. * return: void
  2333. */
  2334. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2335. {
  2336. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2337. switch (offload_radio) {
  2338. case dp_nss_cfg_default:
  2339. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2340. break;
  2341. case dp_nss_cfg_dbdc:
  2342. case dp_nss_cfg_dbtc:
  2343. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2344. break;
  2345. default:
  2346. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2347. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2348. break;
  2349. }
  2350. }
  2351. #ifdef ENABLE_VERBOSE_DEBUG
  2352. static void dp_enable_verbose_debug(struct dp_soc *soc)
  2353. {
  2354. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2355. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2356. if (soc_cfg_ctx->per_pkt_trace & dp_verbose_debug_mask)
  2357. is_dp_verbose_debug_enabled = true;
  2358. if (soc_cfg_ctx->per_pkt_trace & hal_verbose_debug_mask)
  2359. hal_set_verbose_debug(true);
  2360. else
  2361. hal_set_verbose_debug(false);
  2362. }
  2363. #else
  2364. static void dp_enable_verbose_debug(struct dp_soc *soc)
  2365. {
  2366. }
  2367. #endif
  2368. /*
  2369. * dp_soc_cmn_setup() - Common SoC level initializion
  2370. * @soc: Datapath SOC handle
  2371. *
  2372. * This is an internal function used to setup common SOC data structures,
  2373. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2374. */
  2375. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2376. {
  2377. int i;
  2378. struct hal_reo_params reo_params;
  2379. int tx_ring_size;
  2380. int tx_comp_ring_size;
  2381. int reo_dst_ring_size;
  2382. uint32_t entries;
  2383. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2384. if (qdf_atomic_read(&soc->cmn_init_done))
  2385. return 0;
  2386. if (dp_hw_link_desc_pool_setup(soc))
  2387. goto fail1;
  2388. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2389. dp_enable_verbose_debug(soc);
  2390. /* Setup SRNG rings */
  2391. /* Common rings */
  2392. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2393. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2394. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2395. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2396. goto fail1;
  2397. }
  2398. soc->num_tcl_data_rings = 0;
  2399. /* Tx data rings */
  2400. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2401. soc->num_tcl_data_rings =
  2402. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2403. tx_comp_ring_size =
  2404. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2405. tx_ring_size =
  2406. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2407. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2408. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2409. TCL_DATA, i, 0, tx_ring_size)) {
  2410. QDF_TRACE(QDF_MODULE_ID_DP,
  2411. QDF_TRACE_LEVEL_ERROR,
  2412. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2413. goto fail1;
  2414. }
  2415. /*
  2416. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2417. * count
  2418. */
  2419. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2420. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2421. QDF_TRACE(QDF_MODULE_ID_DP,
  2422. QDF_TRACE_LEVEL_ERROR,
  2423. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2424. goto fail1;
  2425. }
  2426. }
  2427. } else {
  2428. /* This will be incremented during per pdev ring setup */
  2429. soc->num_tcl_data_rings = 0;
  2430. }
  2431. if (dp_tx_soc_attach(soc)) {
  2432. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2433. FL("dp_tx_soc_attach failed"));
  2434. goto fail1;
  2435. }
  2436. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2437. /* TCL command and status rings */
  2438. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2439. entries)) {
  2440. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2441. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2442. goto fail1;
  2443. }
  2444. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2445. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2446. entries)) {
  2447. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2448. FL("dp_srng_setup failed for tcl_status_ring"));
  2449. goto fail1;
  2450. }
  2451. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2452. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2453. * descriptors
  2454. */
  2455. /* Rx data rings */
  2456. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2457. soc->num_reo_dest_rings =
  2458. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2459. QDF_TRACE(QDF_MODULE_ID_DP,
  2460. QDF_TRACE_LEVEL_INFO,
  2461. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2462. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2463. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2464. i, 0, reo_dst_ring_size)) {
  2465. QDF_TRACE(QDF_MODULE_ID_DP,
  2466. QDF_TRACE_LEVEL_ERROR,
  2467. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2468. goto fail1;
  2469. }
  2470. }
  2471. } else {
  2472. /* This will be incremented during per pdev ring setup */
  2473. soc->num_reo_dest_rings = 0;
  2474. }
  2475. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2476. /* LMAC RxDMA to SW Rings configuration */
  2477. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2478. /* Only valid for MCL */
  2479. struct dp_pdev *pdev = soc->pdev_list[0];
  2480. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2481. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2482. RXDMA_DST, 0, i,
  2483. entries)) {
  2484. QDF_TRACE(QDF_MODULE_ID_DP,
  2485. QDF_TRACE_LEVEL_ERROR,
  2486. FL(RNG_ERR "rxdma_err_dst_ring"));
  2487. goto fail1;
  2488. }
  2489. }
  2490. }
  2491. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2492. /* REO reinjection ring */
  2493. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2494. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2495. entries)) {
  2496. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2497. FL("dp_srng_setup failed for reo_reinject_ring"));
  2498. goto fail1;
  2499. }
  2500. /* Rx release ring */
  2501. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2502. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2503. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2504. FL("dp_srng_setup failed for rx_rel_ring"));
  2505. goto fail1;
  2506. }
  2507. /* Rx exception ring */
  2508. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2509. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2510. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2511. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2512. FL("dp_srng_setup failed for reo_exception_ring"));
  2513. goto fail1;
  2514. }
  2515. /* REO command and status rings */
  2516. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2517. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2518. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2519. FL("dp_srng_setup failed for reo_cmd_ring"));
  2520. goto fail1;
  2521. }
  2522. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2523. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2524. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2525. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2526. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2527. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2528. FL("dp_srng_setup failed for reo_status_ring"));
  2529. goto fail1;
  2530. }
  2531. /* Reset the cpu ring map if radio is NSS offloaded */
  2532. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2533. dp_soc_reset_cpu_ring_map(soc);
  2534. dp_soc_reset_intr_mask(soc);
  2535. }
  2536. /* Setup HW REO */
  2537. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2538. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2539. /*
  2540. * Reo ring remap is not required if both radios
  2541. * are offloaded to NSS
  2542. */
  2543. if (!dp_reo_remap_config(soc,
  2544. &reo_params.remap1,
  2545. &reo_params.remap2))
  2546. goto out;
  2547. reo_params.rx_hash_enabled = true;
  2548. }
  2549. /* setup the global rx defrag waitlist */
  2550. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2551. soc->rx.defrag.timeout_ms =
  2552. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2553. soc->rx.defrag.next_flush_ms = 0;
  2554. soc->rx.flags.defrag_timeout_check =
  2555. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2556. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2557. out:
  2558. /*
  2559. * set the fragment destination ring
  2560. */
  2561. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2562. hal_reo_setup(soc->hal_soc, &reo_params);
  2563. qdf_atomic_set(&soc->cmn_init_done, 1);
  2564. dp_soc_wds_attach(soc);
  2565. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2566. return 0;
  2567. fail1:
  2568. /*
  2569. * Cleanup will be done as part of soc_detach, which will
  2570. * be called on pdev attach failure
  2571. */
  2572. return QDF_STATUS_E_FAILURE;
  2573. }
  2574. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2575. static QDF_STATUS dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2576. {
  2577. struct cdp_lro_hash_config lro_hash;
  2578. QDF_STATUS status;
  2579. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2580. !wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx) &&
  2581. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2582. dp_err("LRO, GRO and RX hash disabled");
  2583. return QDF_STATUS_E_FAILURE;
  2584. }
  2585. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2586. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) ||
  2587. wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx)) {
  2588. lro_hash.lro_enable = 1;
  2589. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2590. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2591. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2592. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2593. }
  2594. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2595. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2596. LRO_IPV4_SEED_ARR_SZ));
  2597. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2598. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2599. LRO_IPV6_SEED_ARR_SZ));
  2600. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2601. if (!soc->cdp_soc.ol_ops->lro_hash_config) {
  2602. QDF_BUG(0);
  2603. dp_err("lro_hash_config not configured");
  2604. return QDF_STATUS_E_FAILURE;
  2605. }
  2606. status = soc->cdp_soc.ol_ops->lro_hash_config(pdev->ctrl_pdev,
  2607. &lro_hash);
  2608. if (!QDF_IS_STATUS_SUCCESS(status)) {
  2609. dp_err("failed to send lro_hash_config to FW %u", status);
  2610. return status;
  2611. }
  2612. dp_info("LRO CMD config: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2613. lro_hash.lro_enable, lro_hash.tcp_flag,
  2614. lro_hash.tcp_flag_mask);
  2615. dp_info("toeplitz_hash_ipv4:");
  2616. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2617. (void *)lro_hash.toeplitz_hash_ipv4,
  2618. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2619. LRO_IPV4_SEED_ARR_SZ));
  2620. dp_info("toeplitz_hash_ipv6:");
  2621. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2622. (void *)lro_hash.toeplitz_hash_ipv6,
  2623. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2624. LRO_IPV6_SEED_ARR_SZ));
  2625. return status;
  2626. }
  2627. /*
  2628. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2629. * @soc: data path SoC handle
  2630. * @pdev: Physical device handle
  2631. *
  2632. * Return: 0 - success, > 0 - failure
  2633. */
  2634. #ifdef QCA_HOST2FW_RXBUF_RING
  2635. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2636. struct dp_pdev *pdev)
  2637. {
  2638. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2639. int max_mac_rings;
  2640. int i;
  2641. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2642. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2643. for (i = 0; i < max_mac_rings; i++) {
  2644. dp_verbose_debug("pdev_id %d mac_id %d", pdev->pdev_id, i);
  2645. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2646. RXDMA_BUF, 1, i,
  2647. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2648. QDF_TRACE(QDF_MODULE_ID_DP,
  2649. QDF_TRACE_LEVEL_ERROR,
  2650. FL("failed rx mac ring setup"));
  2651. return QDF_STATUS_E_FAILURE;
  2652. }
  2653. }
  2654. return QDF_STATUS_SUCCESS;
  2655. }
  2656. #else
  2657. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2658. struct dp_pdev *pdev)
  2659. {
  2660. return QDF_STATUS_SUCCESS;
  2661. }
  2662. #endif
  2663. /**
  2664. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2665. * @pdev - DP_PDEV handle
  2666. *
  2667. * Return: void
  2668. */
  2669. static inline void
  2670. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2671. {
  2672. uint8_t map_id;
  2673. struct dp_soc *soc = pdev->soc;
  2674. if (!soc)
  2675. return;
  2676. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2677. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2678. default_dscp_tid_map,
  2679. sizeof(default_dscp_tid_map));
  2680. }
  2681. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2682. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2683. default_dscp_tid_map,
  2684. map_id);
  2685. }
  2686. }
  2687. /**
  2688. * dp_pcp_tid_map_setup(): Initialize the pcp-tid maps
  2689. * @pdev - DP_PDEV handle
  2690. *
  2691. * Return: void
  2692. */
  2693. static inline void
  2694. dp_pcp_tid_map_setup(struct dp_pdev *pdev)
  2695. {
  2696. struct dp_soc *soc = pdev->soc;
  2697. if (!soc)
  2698. return;
  2699. qdf_mem_copy(soc->pcp_tid_map, default_pcp_tid_map,
  2700. sizeof(default_pcp_tid_map));
  2701. hal_tx_set_pcp_tid_map_default(soc->hal_soc, default_pcp_tid_map);
  2702. }
  2703. #ifdef IPA_OFFLOAD
  2704. /**
  2705. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2706. * @soc: data path instance
  2707. * @pdev: core txrx pdev context
  2708. *
  2709. * Return: QDF_STATUS_SUCCESS: success
  2710. * QDF_STATUS_E_RESOURCES: Error return
  2711. */
  2712. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2713. struct dp_pdev *pdev)
  2714. {
  2715. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2716. int entries;
  2717. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2718. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2719. /* Setup second Rx refill buffer ring */
  2720. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2721. IPA_RX_REFILL_BUF_RING_IDX,
  2722. pdev->pdev_id,
  2723. entries)) {
  2724. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2725. FL("dp_srng_setup failed second rx refill ring"));
  2726. return QDF_STATUS_E_FAILURE;
  2727. }
  2728. return QDF_STATUS_SUCCESS;
  2729. }
  2730. /**
  2731. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2732. * @soc: data path instance
  2733. * @pdev: core txrx pdev context
  2734. *
  2735. * Return: void
  2736. */
  2737. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2738. struct dp_pdev *pdev)
  2739. {
  2740. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2741. IPA_RX_REFILL_BUF_RING_IDX);
  2742. }
  2743. #else
  2744. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2745. struct dp_pdev *pdev)
  2746. {
  2747. return QDF_STATUS_SUCCESS;
  2748. }
  2749. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2750. struct dp_pdev *pdev)
  2751. {
  2752. }
  2753. #endif
  2754. #if !defined(DISABLE_MON_CONFIG)
  2755. /**
  2756. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2757. * @soc: soc handle
  2758. * @pdev: physical device handle
  2759. *
  2760. * Return: nonzero on failure and zero on success
  2761. */
  2762. static
  2763. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2764. {
  2765. int mac_id = 0;
  2766. int pdev_id = pdev->pdev_id;
  2767. int entries;
  2768. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2769. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2770. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2771. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2772. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2773. entries =
  2774. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2775. if (dp_srng_setup(soc,
  2776. &pdev->rxdma_mon_buf_ring[mac_id],
  2777. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2778. entries)) {
  2779. QDF_TRACE(QDF_MODULE_ID_DP,
  2780. QDF_TRACE_LEVEL_ERROR,
  2781. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2782. return QDF_STATUS_E_NOMEM;
  2783. }
  2784. entries =
  2785. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2786. if (dp_srng_setup(soc,
  2787. &pdev->rxdma_mon_dst_ring[mac_id],
  2788. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2789. entries)) {
  2790. QDF_TRACE(QDF_MODULE_ID_DP,
  2791. QDF_TRACE_LEVEL_ERROR,
  2792. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2793. return QDF_STATUS_E_NOMEM;
  2794. }
  2795. entries =
  2796. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2797. if (dp_srng_setup(soc,
  2798. &pdev->rxdma_mon_status_ring[mac_id],
  2799. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2800. entries)) {
  2801. QDF_TRACE(QDF_MODULE_ID_DP,
  2802. QDF_TRACE_LEVEL_ERROR,
  2803. FL(RNG_ERR "rxdma_mon_status_ring"));
  2804. return QDF_STATUS_E_NOMEM;
  2805. }
  2806. entries =
  2807. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2808. if (dp_srng_setup(soc,
  2809. &pdev->rxdma_mon_desc_ring[mac_id],
  2810. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2811. entries)) {
  2812. QDF_TRACE(QDF_MODULE_ID_DP,
  2813. QDF_TRACE_LEVEL_ERROR,
  2814. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2815. return QDF_STATUS_E_NOMEM;
  2816. }
  2817. } else {
  2818. entries =
  2819. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2820. if (dp_srng_setup(soc,
  2821. &pdev->rxdma_mon_status_ring[mac_id],
  2822. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2823. entries)) {
  2824. QDF_TRACE(QDF_MODULE_ID_DP,
  2825. QDF_TRACE_LEVEL_ERROR,
  2826. FL(RNG_ERR "rxdma_mon_status_ring"));
  2827. return QDF_STATUS_E_NOMEM;
  2828. }
  2829. }
  2830. }
  2831. return QDF_STATUS_SUCCESS;
  2832. }
  2833. #else
  2834. static
  2835. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2836. {
  2837. return QDF_STATUS_SUCCESS;
  2838. }
  2839. #endif
  2840. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2841. * @pdev_hdl: pdev handle
  2842. */
  2843. #ifdef ATH_SUPPORT_EXT_STAT
  2844. void dp_iterate_update_peer_list(void *pdev_hdl)
  2845. {
  2846. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2847. struct dp_soc *soc = pdev->soc;
  2848. struct dp_vdev *vdev = NULL;
  2849. struct dp_peer *peer = NULL;
  2850. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2851. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2852. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2853. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2854. dp_cal_client_update_peer_stats(&peer->stats);
  2855. }
  2856. }
  2857. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2858. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2859. }
  2860. #else
  2861. void dp_iterate_update_peer_list(void *pdev_hdl)
  2862. {
  2863. }
  2864. #endif
  2865. /*
  2866. * dp_pdev_attach_wifi3() - attach txrx pdev
  2867. * @ctrl_pdev: Opaque PDEV object
  2868. * @txrx_soc: Datapath SOC handle
  2869. * @htc_handle: HTC handle for host-target interface
  2870. * @qdf_osdev: QDF OS device
  2871. * @pdev_id: PDEV ID
  2872. *
  2873. * Return: DP PDEV handle on success, NULL on failure
  2874. */
  2875. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2876. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2877. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2878. {
  2879. int tx_ring_size;
  2880. int tx_comp_ring_size;
  2881. int reo_dst_ring_size;
  2882. int entries;
  2883. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2884. int nss_cfg;
  2885. void *sojourn_buf;
  2886. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2887. struct dp_pdev *pdev = NULL;
  2888. if (dp_is_soc_reinit(soc))
  2889. pdev = soc->pdev_list[pdev_id];
  2890. else
  2891. pdev = qdf_mem_malloc(sizeof(*pdev));
  2892. if (!pdev) {
  2893. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2894. FL("DP PDEV memory allocation failed"));
  2895. goto fail0;
  2896. }
  2897. /*
  2898. * Variable to prevent double pdev deinitialization during
  2899. * radio detach execution .i.e. in the absence of any vdev.
  2900. */
  2901. pdev->pdev_deinit = 0;
  2902. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  2903. if (!pdev->invalid_peer) {
  2904. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2905. FL("Invalid peer memory allocation failed"));
  2906. qdf_mem_free(pdev);
  2907. goto fail0;
  2908. }
  2909. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2910. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2911. if (!pdev->wlan_cfg_ctx) {
  2912. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2913. FL("pdev cfg_attach failed"));
  2914. qdf_mem_free(pdev->invalid_peer);
  2915. qdf_mem_free(pdev);
  2916. goto fail0;
  2917. }
  2918. /*
  2919. * set nss pdev config based on soc config
  2920. */
  2921. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2922. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2923. (nss_cfg & (1 << pdev_id)));
  2924. pdev->soc = soc;
  2925. pdev->ctrl_pdev = ctrl_pdev;
  2926. pdev->pdev_id = pdev_id;
  2927. soc->pdev_list[pdev_id] = pdev;
  2928. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2929. soc->pdev_count++;
  2930. TAILQ_INIT(&pdev->vdev_list);
  2931. qdf_spinlock_create(&pdev->vdev_list_lock);
  2932. pdev->vdev_count = 0;
  2933. qdf_spinlock_create(&pdev->tx_mutex);
  2934. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2935. TAILQ_INIT(&pdev->neighbour_peers_list);
  2936. pdev->neighbour_peers_added = false;
  2937. pdev->monitor_configured = false;
  2938. if (dp_soc_cmn_setup(soc)) {
  2939. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2940. FL("dp_soc_cmn_setup failed"));
  2941. goto fail1;
  2942. }
  2943. /* Setup per PDEV TCL rings if configured */
  2944. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2945. tx_ring_size =
  2946. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2947. tx_comp_ring_size =
  2948. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2949. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2950. pdev_id, pdev_id, tx_ring_size)) {
  2951. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2952. FL("dp_srng_setup failed for tcl_data_ring"));
  2953. goto fail1;
  2954. }
  2955. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2956. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2957. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2958. FL("dp_srng_setup failed for tx_comp_ring"));
  2959. goto fail1;
  2960. }
  2961. soc->num_tcl_data_rings++;
  2962. }
  2963. /* Tx specific init */
  2964. if (dp_tx_pdev_attach(pdev)) {
  2965. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2966. FL("dp_tx_pdev_attach failed"));
  2967. goto fail1;
  2968. }
  2969. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2970. /* Setup per PDEV REO rings if configured */
  2971. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2972. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2973. pdev_id, pdev_id, reo_dst_ring_size)) {
  2974. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2975. FL("dp_srng_setup failed for reo_dest_ringn"));
  2976. goto fail1;
  2977. }
  2978. soc->num_reo_dest_rings++;
  2979. }
  2980. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2981. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2982. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2983. FL("dp_srng_setup failed rx refill ring"));
  2984. goto fail1;
  2985. }
  2986. if (dp_rxdma_ring_setup(soc, pdev)) {
  2987. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2988. FL("RXDMA ring config failed"));
  2989. goto fail1;
  2990. }
  2991. if (dp_mon_rings_setup(soc, pdev)) {
  2992. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2993. FL("MONITOR rings setup failed"));
  2994. goto fail1;
  2995. }
  2996. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2997. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2998. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2999. 0, pdev_id,
  3000. entries)) {
  3001. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3002. FL(RNG_ERR "rxdma_err_dst_ring"));
  3003. goto fail1;
  3004. }
  3005. }
  3006. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  3007. goto fail1;
  3008. if (dp_ipa_ring_resource_setup(soc, pdev))
  3009. goto fail1;
  3010. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  3011. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3012. FL("dp_ipa_uc_attach failed"));
  3013. goto fail1;
  3014. }
  3015. /* Rx specific init */
  3016. if (dp_rx_pdev_attach(pdev)) {
  3017. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3018. FL("dp_rx_pdev_attach failed"));
  3019. goto fail1;
  3020. }
  3021. DP_STATS_INIT(pdev);
  3022. /* Monitor filter init */
  3023. pdev->mon_filter_mode = MON_FILTER_ALL;
  3024. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  3025. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  3026. pdev->fp_data_filter = FILTER_DATA_ALL;
  3027. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  3028. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  3029. pdev->mo_data_filter = FILTER_DATA_ALL;
  3030. dp_local_peer_id_pool_init(pdev);
  3031. dp_dscp_tid_map_setup(pdev);
  3032. dp_pcp_tid_map_setup(pdev);
  3033. /* Rx monitor mode specific init */
  3034. if (dp_rx_pdev_mon_attach(pdev)) {
  3035. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3036. "dp_rx_pdev_mon_attach failed");
  3037. goto fail1;
  3038. }
  3039. if (dp_wdi_event_attach(pdev)) {
  3040. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3041. "dp_wdi_evet_attach failed");
  3042. goto fail1;
  3043. }
  3044. /* set the reo destination during initialization */
  3045. pdev->reo_dest = pdev->pdev_id + 1;
  3046. /*
  3047. * initialize ppdu tlv list
  3048. */
  3049. TAILQ_INIT(&pdev->ppdu_info_list);
  3050. pdev->tlv_count = 0;
  3051. pdev->list_depth = 0;
  3052. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  3053. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  3054. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  3055. TRUE);
  3056. if (pdev->sojourn_buf) {
  3057. sojourn_buf = qdf_nbuf_data(pdev->sojourn_buf);
  3058. qdf_mem_zero(sojourn_buf, sizeof(struct cdp_tx_sojourn_stats));
  3059. }
  3060. /* initlialize cal client timer */
  3061. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  3062. &dp_iterate_update_peer_list);
  3063. qdf_event_create(&pdev->fw_peer_stats_event);
  3064. pdev->num_tx_allowed = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3065. return (struct cdp_pdev *)pdev;
  3066. fail1:
  3067. dp_pdev_detach((struct cdp_pdev *)pdev, 0);
  3068. fail0:
  3069. return NULL;
  3070. }
  3071. /*
  3072. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  3073. * @soc: data path SoC handle
  3074. * @pdev: Physical device handle
  3075. *
  3076. * Return: void
  3077. */
  3078. #ifdef QCA_HOST2FW_RXBUF_RING
  3079. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  3080. struct dp_pdev *pdev)
  3081. {
  3082. int max_mac_rings =
  3083. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  3084. int i;
  3085. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  3086. max_mac_rings : MAX_RX_MAC_RINGS;
  3087. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  3088. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  3089. RXDMA_BUF, 1);
  3090. qdf_timer_free(&soc->mon_reap_timer);
  3091. }
  3092. #else
  3093. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  3094. struct dp_pdev *pdev)
  3095. {
  3096. }
  3097. #endif
  3098. /*
  3099. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  3100. * @pdev: device object
  3101. *
  3102. * Return: void
  3103. */
  3104. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  3105. {
  3106. struct dp_neighbour_peer *peer = NULL;
  3107. struct dp_neighbour_peer *temp_peer = NULL;
  3108. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  3109. neighbour_peer_list_elem, temp_peer) {
  3110. /* delete this peer from the list */
  3111. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3112. peer, neighbour_peer_list_elem);
  3113. qdf_mem_free(peer);
  3114. }
  3115. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  3116. }
  3117. /**
  3118. * dp_htt_ppdu_stats_detach() - detach stats resources
  3119. * @pdev: Datapath PDEV handle
  3120. *
  3121. * Return: void
  3122. */
  3123. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  3124. {
  3125. struct ppdu_info *ppdu_info, *ppdu_info_next;
  3126. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  3127. ppdu_info_list_elem, ppdu_info_next) {
  3128. if (!ppdu_info)
  3129. break;
  3130. qdf_assert_always(ppdu_info->nbuf);
  3131. qdf_nbuf_free(ppdu_info->nbuf);
  3132. qdf_mem_free(ppdu_info);
  3133. }
  3134. }
  3135. #if !defined(DISABLE_MON_CONFIG)
  3136. static
  3137. void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3138. int mac_id)
  3139. {
  3140. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3141. dp_srng_cleanup(soc,
  3142. &pdev->rxdma_mon_buf_ring[mac_id],
  3143. RXDMA_MONITOR_BUF, 0);
  3144. dp_srng_cleanup(soc,
  3145. &pdev->rxdma_mon_dst_ring[mac_id],
  3146. RXDMA_MONITOR_DST, 0);
  3147. dp_srng_cleanup(soc,
  3148. &pdev->rxdma_mon_status_ring[mac_id],
  3149. RXDMA_MONITOR_STATUS, 0);
  3150. dp_srng_cleanup(soc,
  3151. &pdev->rxdma_mon_desc_ring[mac_id],
  3152. RXDMA_MONITOR_DESC, 0);
  3153. dp_srng_cleanup(soc,
  3154. &pdev->rxdma_err_dst_ring[mac_id],
  3155. RXDMA_DST, 0);
  3156. } else {
  3157. dp_srng_cleanup(soc,
  3158. &pdev->rxdma_mon_status_ring[mac_id],
  3159. RXDMA_MONITOR_STATUS, 0);
  3160. dp_srng_cleanup(soc,
  3161. &pdev->rxdma_err_dst_ring[mac_id],
  3162. RXDMA_DST, 0);
  3163. }
  3164. }
  3165. #else
  3166. static void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3167. int mac_id)
  3168. {
  3169. }
  3170. #endif
  3171. /**
  3172. * dp_mon_ring_deinit() - Placeholder to deinitialize Monitor rings
  3173. *
  3174. * @soc: soc handle
  3175. * @pdev: datapath physical dev handle
  3176. * @mac_id: mac number
  3177. *
  3178. * Return: None
  3179. */
  3180. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  3181. int mac_id)
  3182. {
  3183. }
  3184. /**
  3185. * dp_pdev_mem_reset() - Reset txrx pdev memory
  3186. * @pdev: dp pdev handle
  3187. *
  3188. * Return: None
  3189. */
  3190. static void dp_pdev_mem_reset(struct dp_pdev *pdev)
  3191. {
  3192. uint16_t len = 0;
  3193. uint8_t *dp_pdev_offset = (uint8_t *)pdev;
  3194. len = sizeof(struct dp_pdev) -
  3195. offsetof(struct dp_pdev, pdev_deinit) -
  3196. sizeof(pdev->pdev_deinit);
  3197. dp_pdev_offset = dp_pdev_offset +
  3198. offsetof(struct dp_pdev, pdev_deinit) +
  3199. sizeof(pdev->pdev_deinit);
  3200. qdf_mem_zero(dp_pdev_offset, len);
  3201. }
  3202. /**
  3203. * dp_pdev_deinit() - Deinit txrx pdev
  3204. * @txrx_pdev: Datapath PDEV handle
  3205. * @force: Force deinit
  3206. *
  3207. * Return: None
  3208. */
  3209. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  3210. {
  3211. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3212. struct dp_soc *soc = pdev->soc;
  3213. qdf_nbuf_t curr_nbuf, next_nbuf;
  3214. int mac_id;
  3215. /*
  3216. * Prevent double pdev deinitialization during radio detach
  3217. * execution .i.e. in the absence of any vdev
  3218. */
  3219. if (pdev->pdev_deinit)
  3220. return;
  3221. pdev->pdev_deinit = 1;
  3222. dp_wdi_event_detach(pdev);
  3223. dp_tx_pdev_detach(pdev);
  3224. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3225. dp_srng_deinit(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3226. TCL_DATA, pdev->pdev_id);
  3227. dp_srng_deinit(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3228. WBM2SW_RELEASE, pdev->pdev_id);
  3229. }
  3230. dp_pktlogmod_exit(pdev);
  3231. dp_rx_pdev_detach(pdev);
  3232. dp_rx_pdev_mon_detach(pdev);
  3233. dp_neighbour_peers_detach(pdev);
  3234. qdf_spinlock_destroy(&pdev->tx_mutex);
  3235. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  3236. dp_ipa_uc_detach(soc, pdev);
  3237. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  3238. /* Cleanup per PDEV REO rings if configured */
  3239. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3240. dp_srng_deinit(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3241. REO_DST, pdev->pdev_id);
  3242. }
  3243. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3244. dp_rxdma_ring_cleanup(soc, pdev);
  3245. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3246. dp_mon_ring_deinit(soc, pdev, mac_id);
  3247. dp_srng_deinit(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3248. RXDMA_DST, 0);
  3249. }
  3250. curr_nbuf = pdev->invalid_peer_head_msdu;
  3251. while (curr_nbuf) {
  3252. next_nbuf = qdf_nbuf_next(curr_nbuf);
  3253. qdf_nbuf_free(curr_nbuf);
  3254. curr_nbuf = next_nbuf;
  3255. }
  3256. pdev->invalid_peer_head_msdu = NULL;
  3257. pdev->invalid_peer_tail_msdu = NULL;
  3258. dp_htt_ppdu_stats_detach(pdev);
  3259. qdf_nbuf_free(pdev->sojourn_buf);
  3260. dp_cal_client_detach(&pdev->cal_client_ctx);
  3261. soc->pdev_count--;
  3262. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  3263. qdf_mem_free(pdev->invalid_peer);
  3264. qdf_mem_free(pdev->dp_txrx_handle);
  3265. dp_pdev_mem_reset(pdev);
  3266. }
  3267. /**
  3268. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  3269. * @txrx_pdev: Datapath PDEV handle
  3270. * @force: Force deinit
  3271. *
  3272. * Return: None
  3273. */
  3274. static void dp_pdev_deinit_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3275. {
  3276. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3277. struct dp_soc *soc = pdev->soc;
  3278. soc->dp_soc_reinit = TRUE;
  3279. dp_pdev_deinit(txrx_pdev, force);
  3280. }
  3281. /*
  3282. * dp_pdev_detach() - Complete rest of pdev detach
  3283. * @txrx_pdev: Datapath PDEV handle
  3284. * @force: Force deinit
  3285. *
  3286. * Return: None
  3287. */
  3288. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  3289. {
  3290. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3291. struct dp_soc *soc = pdev->soc;
  3292. struct rx_desc_pool *rx_desc_pool;
  3293. int mac_id, mac_for_pdev;
  3294. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3295. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3296. TCL_DATA, pdev->pdev_id);
  3297. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3298. WBM2SW_RELEASE, pdev->pdev_id);
  3299. }
  3300. dp_mon_link_free(pdev);
  3301. /* Cleanup per PDEV REO rings if configured */
  3302. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3303. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3304. REO_DST, pdev->pdev_id);
  3305. }
  3306. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3307. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3308. dp_mon_ring_cleanup(soc, pdev, mac_id);
  3309. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3310. RXDMA_DST, 0);
  3311. if (dp_is_soc_reinit(soc)) {
  3312. mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  3313. pdev->pdev_id);
  3314. rx_desc_pool = &soc->rx_desc_status[mac_for_pdev];
  3315. dp_rx_desc_free_array(soc, rx_desc_pool);
  3316. rx_desc_pool = &soc->rx_desc_mon[mac_for_pdev];
  3317. dp_rx_desc_free_array(soc, rx_desc_pool);
  3318. }
  3319. }
  3320. if (dp_is_soc_reinit(soc)) {
  3321. rx_desc_pool = &soc->rx_desc_buf[pdev->pdev_id];
  3322. dp_rx_desc_free_array(soc, rx_desc_pool);
  3323. }
  3324. soc->pdev_list[pdev->pdev_id] = NULL;
  3325. qdf_mem_free(pdev);
  3326. }
  3327. /*
  3328. * dp_pdev_detach_wifi3() - detach txrx pdev
  3329. * @txrx_pdev: Datapath PDEV handle
  3330. * @force: Force detach
  3331. *
  3332. * Return: None
  3333. */
  3334. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3335. {
  3336. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3337. struct dp_soc *soc = pdev->soc;
  3338. if (dp_is_soc_reinit(soc)) {
  3339. dp_pdev_detach(txrx_pdev, force);
  3340. } else {
  3341. dp_pdev_deinit(txrx_pdev, force);
  3342. dp_pdev_detach(txrx_pdev, force);
  3343. }
  3344. }
  3345. /*
  3346. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  3347. * @soc: DP SOC handle
  3348. */
  3349. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  3350. {
  3351. struct reo_desc_list_node *desc;
  3352. struct dp_rx_tid *rx_tid;
  3353. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  3354. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  3355. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  3356. rx_tid = &desc->rx_tid;
  3357. qdf_mem_unmap_nbytes_single(soc->osdev,
  3358. rx_tid->hw_qdesc_paddr,
  3359. QDF_DMA_BIDIRECTIONAL,
  3360. rx_tid->hw_qdesc_alloc_size);
  3361. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  3362. qdf_mem_free(desc);
  3363. }
  3364. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  3365. qdf_list_destroy(&soc->reo_desc_freelist);
  3366. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  3367. }
  3368. /**
  3369. * dp_soc_mem_reset() - Reset Dp Soc memory
  3370. * @soc: DP handle
  3371. *
  3372. * Return: None
  3373. */
  3374. static void dp_soc_mem_reset(struct dp_soc *soc)
  3375. {
  3376. uint16_t len = 0;
  3377. uint8_t *dp_soc_offset = (uint8_t *)soc;
  3378. len = sizeof(struct dp_soc) -
  3379. offsetof(struct dp_soc, dp_soc_reinit) -
  3380. sizeof(soc->dp_soc_reinit);
  3381. dp_soc_offset = dp_soc_offset +
  3382. offsetof(struct dp_soc, dp_soc_reinit) +
  3383. sizeof(soc->dp_soc_reinit);
  3384. qdf_mem_zero(dp_soc_offset, len);
  3385. }
  3386. /**
  3387. * dp_soc_deinit() - Deinitialize txrx SOC
  3388. * @txrx_soc: Opaque DP SOC handle
  3389. *
  3390. * Return: None
  3391. */
  3392. static void dp_soc_deinit(void *txrx_soc)
  3393. {
  3394. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3395. int i;
  3396. qdf_atomic_set(&soc->cmn_init_done, 0);
  3397. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3398. if (soc->pdev_list[i])
  3399. dp_pdev_deinit((struct cdp_pdev *)
  3400. soc->pdev_list[i], 1);
  3401. }
  3402. qdf_flush_work(&soc->htt_stats.work);
  3403. qdf_disable_work(&soc->htt_stats.work);
  3404. /* Free pending htt stats messages */
  3405. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  3406. dp_reo_cmdlist_destroy(soc);
  3407. dp_peer_find_detach(soc);
  3408. /* Free the ring memories */
  3409. /* Common rings */
  3410. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3411. /* Tx data rings */
  3412. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3413. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3414. dp_srng_deinit(soc, &soc->tcl_data_ring[i],
  3415. TCL_DATA, i);
  3416. dp_srng_deinit(soc, &soc->tx_comp_ring[i],
  3417. WBM2SW_RELEASE, i);
  3418. }
  3419. }
  3420. /* TCL command and status rings */
  3421. dp_srng_deinit(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3422. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3423. /* Rx data rings */
  3424. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3425. soc->num_reo_dest_rings =
  3426. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3427. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3428. /* TODO: Get number of rings and ring sizes
  3429. * from wlan_cfg
  3430. */
  3431. dp_srng_deinit(soc, &soc->reo_dest_ring[i],
  3432. REO_DST, i);
  3433. }
  3434. }
  3435. /* REO reinjection ring */
  3436. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3437. /* Rx release ring */
  3438. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3439. /* Rx exception ring */
  3440. /* TODO: Better to store ring_type and ring_num in
  3441. * dp_srng during setup
  3442. */
  3443. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3444. /* REO command and status rings */
  3445. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3446. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3447. dp_soc_wds_detach(soc);
  3448. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  3449. qdf_spinlock_destroy(&soc->htt_stats.lock);
  3450. htt_soc_htc_dealloc(soc->htt_handle);
  3451. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  3452. dp_reo_cmdlist_destroy(soc);
  3453. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  3454. dp_reo_desc_freelist_destroy(soc);
  3455. qdf_spinlock_destroy(&soc->ast_lock);
  3456. dp_soc_mem_reset(soc);
  3457. }
  3458. /**
  3459. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  3460. * @txrx_soc: Opaque DP SOC handle
  3461. *
  3462. * Return: None
  3463. */
  3464. static void dp_soc_deinit_wifi3(void *txrx_soc)
  3465. {
  3466. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3467. soc->dp_soc_reinit = 1;
  3468. dp_soc_deinit(txrx_soc);
  3469. }
  3470. /*
  3471. * dp_soc_detach() - Detach rest of txrx SOC
  3472. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3473. *
  3474. * Return: None
  3475. */
  3476. static void dp_soc_detach(void *txrx_soc)
  3477. {
  3478. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3479. int i;
  3480. qdf_atomic_set(&soc->cmn_init_done, 0);
  3481. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  3482. * SW descriptors
  3483. */
  3484. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3485. if (soc->pdev_list[i])
  3486. dp_pdev_detach((struct cdp_pdev *)
  3487. soc->pdev_list[i], 1);
  3488. }
  3489. /* Free the ring memories */
  3490. /* Common rings */
  3491. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3492. dp_tx_soc_detach(soc);
  3493. /* Tx data rings */
  3494. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3495. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3496. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  3497. TCL_DATA, i);
  3498. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  3499. WBM2SW_RELEASE, i);
  3500. }
  3501. }
  3502. /* TCL command and status rings */
  3503. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3504. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3505. /* Rx data rings */
  3506. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3507. soc->num_reo_dest_rings =
  3508. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3509. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3510. /* TODO: Get number of rings and ring sizes
  3511. * from wlan_cfg
  3512. */
  3513. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  3514. REO_DST, i);
  3515. }
  3516. }
  3517. /* REO reinjection ring */
  3518. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3519. /* Rx release ring */
  3520. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3521. /* Rx exception ring */
  3522. /* TODO: Better to store ring_type and ring_num in
  3523. * dp_srng during setup
  3524. */
  3525. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3526. /* REO command and status rings */
  3527. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3528. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3529. dp_hw_link_desc_pool_cleanup(soc);
  3530. htt_soc_detach(soc->htt_handle);
  3531. soc->dp_soc_reinit = 0;
  3532. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  3533. qdf_mem_free(soc);
  3534. }
  3535. /*
  3536. * dp_soc_detach_wifi3() - Detach txrx SOC
  3537. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3538. *
  3539. * Return: None
  3540. */
  3541. static void dp_soc_detach_wifi3(void *txrx_soc)
  3542. {
  3543. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3544. if (dp_is_soc_reinit(soc)) {
  3545. dp_soc_detach(txrx_soc);
  3546. } else {
  3547. dp_soc_deinit(txrx_soc);
  3548. dp_soc_detach(txrx_soc);
  3549. }
  3550. }
  3551. #if !defined(DISABLE_MON_CONFIG)
  3552. /**
  3553. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  3554. * @soc: soc handle
  3555. * @pdev: physical device handle
  3556. * @mac_id: ring number
  3557. * @mac_for_pdev: mac_id
  3558. *
  3559. * Return: non-zero for failure, zero for success
  3560. */
  3561. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3562. struct dp_pdev *pdev,
  3563. int mac_id,
  3564. int mac_for_pdev)
  3565. {
  3566. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3567. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3568. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3569. pdev->rxdma_mon_buf_ring[mac_id]
  3570. .hal_srng,
  3571. RXDMA_MONITOR_BUF);
  3572. if (status != QDF_STATUS_SUCCESS) {
  3573. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  3574. return status;
  3575. }
  3576. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3577. pdev->rxdma_mon_dst_ring[mac_id]
  3578. .hal_srng,
  3579. RXDMA_MONITOR_DST);
  3580. if (status != QDF_STATUS_SUCCESS) {
  3581. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  3582. return status;
  3583. }
  3584. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3585. pdev->rxdma_mon_status_ring[mac_id]
  3586. .hal_srng,
  3587. RXDMA_MONITOR_STATUS);
  3588. if (status != QDF_STATUS_SUCCESS) {
  3589. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3590. return status;
  3591. }
  3592. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3593. pdev->rxdma_mon_desc_ring[mac_id]
  3594. .hal_srng,
  3595. RXDMA_MONITOR_DESC);
  3596. if (status != QDF_STATUS_SUCCESS) {
  3597. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3598. return status;
  3599. }
  3600. } else {
  3601. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3602. pdev->rxdma_mon_status_ring[mac_id]
  3603. .hal_srng,
  3604. RXDMA_MONITOR_STATUS);
  3605. if (status != QDF_STATUS_SUCCESS) {
  3606. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3607. return status;
  3608. }
  3609. }
  3610. return status;
  3611. }
  3612. #else
  3613. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3614. struct dp_pdev *pdev,
  3615. int mac_id,
  3616. int mac_for_pdev)
  3617. {
  3618. return QDF_STATUS_SUCCESS;
  3619. }
  3620. #endif
  3621. /*
  3622. * dp_rxdma_ring_config() - configure the RX DMA rings
  3623. *
  3624. * This function is used to configure the MAC rings.
  3625. * On MCL host provides buffers in Host2FW ring
  3626. * FW refills (copies) buffers to the ring and updates
  3627. * ring_idx in register
  3628. *
  3629. * @soc: data path SoC handle
  3630. *
  3631. * Return: zero on success, non-zero on failure
  3632. */
  3633. #ifdef QCA_HOST2FW_RXBUF_RING
  3634. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3635. {
  3636. int i;
  3637. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3638. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3639. struct dp_pdev *pdev = soc->pdev_list[i];
  3640. if (pdev) {
  3641. int mac_id;
  3642. bool dbs_enable = 0;
  3643. int max_mac_rings =
  3644. wlan_cfg_get_num_mac_rings
  3645. (pdev->wlan_cfg_ctx);
  3646. htt_srng_setup(soc->htt_handle, 0,
  3647. pdev->rx_refill_buf_ring.hal_srng,
  3648. RXDMA_BUF);
  3649. if (pdev->rx_refill_buf_ring2.hal_srng)
  3650. htt_srng_setup(soc->htt_handle, 0,
  3651. pdev->rx_refill_buf_ring2.hal_srng,
  3652. RXDMA_BUF);
  3653. if (soc->cdp_soc.ol_ops->
  3654. is_hw_dbs_2x2_capable) {
  3655. dbs_enable = soc->cdp_soc.ol_ops->
  3656. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3657. }
  3658. if (dbs_enable) {
  3659. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3660. QDF_TRACE_LEVEL_ERROR,
  3661. FL("DBS enabled max_mac_rings %d"),
  3662. max_mac_rings);
  3663. } else {
  3664. max_mac_rings = 1;
  3665. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3666. QDF_TRACE_LEVEL_ERROR,
  3667. FL("DBS disabled, max_mac_rings %d"),
  3668. max_mac_rings);
  3669. }
  3670. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3671. FL("pdev_id %d max_mac_rings %d"),
  3672. pdev->pdev_id, max_mac_rings);
  3673. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3674. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3675. mac_id, pdev->pdev_id);
  3676. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3677. QDF_TRACE_LEVEL_ERROR,
  3678. FL("mac_id %d"), mac_for_pdev);
  3679. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3680. pdev->rx_mac_buf_ring[mac_id]
  3681. .hal_srng,
  3682. RXDMA_BUF);
  3683. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3684. pdev->rxdma_err_dst_ring[mac_id]
  3685. .hal_srng,
  3686. RXDMA_DST);
  3687. /* Configure monitor mode rings */
  3688. status = dp_mon_htt_srng_setup(soc, pdev,
  3689. mac_id,
  3690. mac_for_pdev);
  3691. if (status != QDF_STATUS_SUCCESS) {
  3692. dp_err("Failed to send htt monitor messages to target");
  3693. return status;
  3694. }
  3695. }
  3696. }
  3697. }
  3698. /*
  3699. * Timer to reap rxdma status rings.
  3700. * Needed until we enable ppdu end interrupts
  3701. */
  3702. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3703. dp_service_mon_rings, (void *)soc,
  3704. QDF_TIMER_TYPE_WAKE_APPS);
  3705. soc->reap_timer_init = 1;
  3706. return status;
  3707. }
  3708. #else
  3709. /* This is only for WIN */
  3710. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3711. {
  3712. int i;
  3713. int mac_id;
  3714. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3715. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3716. struct dp_pdev *pdev = soc->pdev_list[i];
  3717. if (!pdev)
  3718. continue;
  3719. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3720. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3721. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3722. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3723. #ifndef DISABLE_MON_CONFIG
  3724. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3725. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3726. RXDMA_MONITOR_BUF);
  3727. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3728. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3729. RXDMA_MONITOR_DST);
  3730. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3731. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3732. RXDMA_MONITOR_STATUS);
  3733. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3734. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3735. RXDMA_MONITOR_DESC);
  3736. #endif
  3737. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3738. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3739. RXDMA_DST);
  3740. }
  3741. }
  3742. return status;
  3743. }
  3744. #endif
  3745. #ifdef NO_RX_PKT_HDR_TLV
  3746. static QDF_STATUS
  3747. dp_rxdma_ring_sel_cfg(struct dp_soc *soc)
  3748. {
  3749. int i;
  3750. int mac_id;
  3751. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  3752. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3753. htt_tlv_filter.mpdu_start = 1;
  3754. htt_tlv_filter.msdu_start = 1;
  3755. htt_tlv_filter.mpdu_end = 1;
  3756. htt_tlv_filter.msdu_end = 1;
  3757. htt_tlv_filter.attention = 1;
  3758. htt_tlv_filter.packet = 1;
  3759. htt_tlv_filter.packet_header = 0;
  3760. htt_tlv_filter.ppdu_start = 0;
  3761. htt_tlv_filter.ppdu_end = 0;
  3762. htt_tlv_filter.ppdu_end_user_stats = 0;
  3763. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3764. htt_tlv_filter.ppdu_end_status_done = 0;
  3765. htt_tlv_filter.enable_fp = 1;
  3766. htt_tlv_filter.enable_md = 0;
  3767. htt_tlv_filter.enable_md = 0;
  3768. htt_tlv_filter.enable_mo = 0;
  3769. htt_tlv_filter.fp_mgmt_filter = 0;
  3770. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_BA_REQ;
  3771. htt_tlv_filter.fp_data_filter = (FILTER_DATA_UCAST |
  3772. FILTER_DATA_MCAST |
  3773. FILTER_DATA_DATA);
  3774. htt_tlv_filter.mo_mgmt_filter = 0;
  3775. htt_tlv_filter.mo_ctrl_filter = 0;
  3776. htt_tlv_filter.mo_data_filter = 0;
  3777. htt_tlv_filter.md_data_filter = 0;
  3778. htt_tlv_filter.offset_valid = true;
  3779. htt_tlv_filter.rx_packet_offset = RX_PKT_TLVS_LEN;
  3780. /*Not subscribing rx_pkt_header*/
  3781. htt_tlv_filter.rx_header_offset = 0;
  3782. htt_tlv_filter.rx_mpdu_start_offset =
  3783. HAL_RX_PKT_TLV_MPDU_START_OFFSET(soc->hal_soc);
  3784. htt_tlv_filter.rx_mpdu_end_offset =
  3785. HAL_RX_PKT_TLV_MPDU_END_OFFSET(soc->hal_soc);
  3786. htt_tlv_filter.rx_msdu_start_offset =
  3787. HAL_RX_PKT_TLV_MSDU_START_OFFSET(soc->hal_soc);
  3788. htt_tlv_filter.rx_msdu_end_offset =
  3789. HAL_RX_PKT_TLV_MSDU_END_OFFSET(soc->hal_soc);
  3790. htt_tlv_filter.rx_attn_offset =
  3791. HAL_RX_PKT_TLV_ATTN_OFFSET(soc->hal_soc);
  3792. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3793. struct dp_pdev *pdev = soc->pdev_list[i];
  3794. if (!pdev)
  3795. continue;
  3796. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3797. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  3798. pdev->pdev_id);
  3799. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3800. pdev->rx_refill_buf_ring.hal_srng,
  3801. RXDMA_BUF, RX_BUFFER_SIZE,
  3802. &htt_tlv_filter);
  3803. }
  3804. }
  3805. return status;
  3806. }
  3807. #else
  3808. static QDF_STATUS
  3809. dp_rxdma_ring_sel_cfg(struct dp_soc *soc)
  3810. {
  3811. return QDF_STATUS_SUCCESS;
  3812. }
  3813. #endif
  3814. /*
  3815. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3816. * @cdp_soc: Opaque Datapath SOC handle
  3817. *
  3818. * Return: zero on success, non-zero on failure
  3819. */
  3820. static QDF_STATUS
  3821. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3822. {
  3823. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3824. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3825. htt_soc_attach_target(soc->htt_handle);
  3826. status = dp_rxdma_ring_config(soc);
  3827. if (status != QDF_STATUS_SUCCESS) {
  3828. dp_err("Failed to send htt srng setup messages to target");
  3829. return status;
  3830. }
  3831. status = dp_rxdma_ring_sel_cfg(soc);
  3832. if (status != QDF_STATUS_SUCCESS) {
  3833. dp_err("Failed to send htt ring config message to target");
  3834. return status;
  3835. }
  3836. DP_STATS_INIT(soc);
  3837. /* initialize work queue for stats processing */
  3838. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3839. return QDF_STATUS_SUCCESS;
  3840. }
  3841. /*
  3842. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3843. * @txrx_soc: Datapath SOC handle
  3844. */
  3845. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3846. {
  3847. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3848. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3849. }
  3850. /*
  3851. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3852. * @txrx_soc: Datapath SOC handle
  3853. * @nss_cfg: nss config
  3854. */
  3855. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3856. {
  3857. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3858. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3859. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3860. /*
  3861. * TODO: masked out based on the per offloaded radio
  3862. */
  3863. switch (config) {
  3864. case dp_nss_cfg_default:
  3865. break;
  3866. case dp_nss_cfg_dbdc:
  3867. case dp_nss_cfg_dbtc:
  3868. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3869. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3870. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3871. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3872. break;
  3873. default:
  3874. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3875. "Invalid offload config %d", config);
  3876. }
  3877. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3878. FL("nss-wifi<0> nss config is enabled"));
  3879. }
  3880. /*
  3881. * dp_vdev_attach_wifi3() - attach txrx vdev
  3882. * @txrx_pdev: Datapath PDEV handle
  3883. * @vdev_mac_addr: MAC address of the virtual interface
  3884. * @vdev_id: VDEV Id
  3885. * @wlan_op_mode: VDEV operating mode
  3886. *
  3887. * Return: DP VDEV handle on success, NULL on failure
  3888. */
  3889. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3890. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3891. {
  3892. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3893. struct dp_soc *soc = pdev->soc;
  3894. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3895. if (!vdev) {
  3896. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3897. FL("DP VDEV memory allocation failed"));
  3898. goto fail0;
  3899. }
  3900. vdev->pdev = pdev;
  3901. vdev->vdev_id = vdev_id;
  3902. vdev->opmode = op_mode;
  3903. vdev->osdev = soc->osdev;
  3904. vdev->osif_rx = NULL;
  3905. vdev->osif_rsim_rx_decap = NULL;
  3906. vdev->osif_get_key = NULL;
  3907. vdev->osif_rx_mon = NULL;
  3908. vdev->osif_tx_free_ext = NULL;
  3909. vdev->osif_vdev = NULL;
  3910. vdev->delete.pending = 0;
  3911. vdev->safemode = 0;
  3912. vdev->drop_unenc = 1;
  3913. vdev->sec_type = cdp_sec_type_none;
  3914. #ifdef notyet
  3915. vdev->filters_num = 0;
  3916. #endif
  3917. qdf_mem_copy(
  3918. &vdev->mac_addr.raw[0], vdev_mac_addr, QDF_MAC_ADDR_SIZE);
  3919. /* TODO: Initialize default HTT meta data that will be used in
  3920. * TCL descriptors for packets transmitted from this VDEV
  3921. */
  3922. TAILQ_INIT(&vdev->peer_list);
  3923. if ((soc->intr_mode == DP_INTR_POLL) &&
  3924. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3925. if ((pdev->vdev_count == 0) ||
  3926. (wlan_op_mode_monitor == vdev->opmode))
  3927. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3928. }
  3929. if (wlan_op_mode_monitor == vdev->opmode) {
  3930. pdev->monitor_vdev = vdev;
  3931. return (struct cdp_vdev *)vdev;
  3932. }
  3933. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3934. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3935. vdev->dscp_tid_map_id = 0;
  3936. vdev->mcast_enhancement_en = 0;
  3937. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3938. vdev->prev_tx_enq_tstamp = 0;
  3939. vdev->prev_rx_deliver_tstamp = 0;
  3940. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3941. /* add this vdev into the pdev's list */
  3942. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3943. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3944. pdev->vdev_count++;
  3945. dp_tx_vdev_attach(vdev);
  3946. if (pdev->vdev_count == 1)
  3947. dp_lro_hash_setup(soc, pdev);
  3948. dp_info("Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3949. DP_STATS_INIT(vdev);
  3950. if (wlan_op_mode_sta == vdev->opmode)
  3951. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3952. vdev->mac_addr.raw,
  3953. NULL);
  3954. return (struct cdp_vdev *)vdev;
  3955. fail0:
  3956. return NULL;
  3957. }
  3958. /**
  3959. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3960. * @vdev: Datapath VDEV handle
  3961. * @osif_vdev: OSIF vdev handle
  3962. * @ctrl_vdev: UMAC vdev handle
  3963. * @txrx_ops: Tx and Rx operations
  3964. *
  3965. * Return: DP VDEV handle on success, NULL on failure
  3966. */
  3967. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3968. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3969. struct ol_txrx_ops *txrx_ops)
  3970. {
  3971. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3972. vdev->osif_vdev = osif_vdev;
  3973. vdev->ctrl_vdev = ctrl_vdev;
  3974. vdev->osif_rx = txrx_ops->rx.rx;
  3975. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3976. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3977. vdev->osif_get_key = txrx_ops->get_key;
  3978. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3979. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3980. vdev->tx_comp = txrx_ops->tx.tx_comp;
  3981. #ifdef notyet
  3982. #if ATH_SUPPORT_WAPI
  3983. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3984. #endif
  3985. #endif
  3986. #ifdef UMAC_SUPPORT_PROXY_ARP
  3987. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3988. #endif
  3989. vdev->me_convert = txrx_ops->me_convert;
  3990. /* TODO: Enable the following once Tx code is integrated */
  3991. if (vdev->mesh_vdev)
  3992. txrx_ops->tx.tx = dp_tx_send_mesh;
  3993. else
  3994. txrx_ops->tx.tx = dp_tx_send;
  3995. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3996. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3997. "DP Vdev Register success");
  3998. }
  3999. /**
  4000. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  4001. * @vdev: Datapath VDEV handle
  4002. * @unmap_only: Flag to indicate "only unmap"
  4003. *
  4004. * Return: void
  4005. */
  4006. static void dp_vdev_flush_peers(struct cdp_vdev *vdev_handle, bool unmap_only)
  4007. {
  4008. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4009. struct dp_pdev *pdev = vdev->pdev;
  4010. struct dp_soc *soc = pdev->soc;
  4011. struct dp_peer *peer;
  4012. uint16_t *peer_ids;
  4013. struct dp_ast_entry *ase, *tmp_ase;
  4014. uint8_t i = 0, j = 0;
  4015. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  4016. if (!peer_ids) {
  4017. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4018. "DP alloc failure - unable to flush peers");
  4019. return;
  4020. }
  4021. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4022. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4023. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  4024. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  4025. if (j < soc->max_peers)
  4026. peer_ids[j++] = peer->peer_ids[i];
  4027. }
  4028. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4029. for (i = 0; i < j ; i++) {
  4030. if (unmap_only) {
  4031. peer = __dp_peer_find_by_id(soc, peer_ids[i]);
  4032. if (peer) {
  4033. if (soc->is_peer_map_unmap_v2) {
  4034. /* free AST entries of peer before
  4035. * release peer reference
  4036. */
  4037. DP_PEER_ITERATE_ASE_LIST(peer, ase,
  4038. tmp_ase) {
  4039. dp_rx_peer_unmap_handler
  4040. (soc, peer_ids[i],
  4041. vdev->vdev_id,
  4042. ase->mac_addr.raw,
  4043. 1);
  4044. }
  4045. }
  4046. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  4047. vdev->vdev_id,
  4048. peer->mac_addr.raw,
  4049. 0);
  4050. }
  4051. } else {
  4052. peer = dp_peer_find_by_id(soc, peer_ids[i]);
  4053. if (peer) {
  4054. dp_info("peer: %pM is getting flush",
  4055. peer->mac_addr.raw);
  4056. if (soc->is_peer_map_unmap_v2) {
  4057. /* free AST entries of peer before
  4058. * release peer reference
  4059. */
  4060. DP_PEER_ITERATE_ASE_LIST(peer, ase,
  4061. tmp_ase) {
  4062. dp_rx_peer_unmap_handler
  4063. (soc, peer_ids[i],
  4064. vdev->vdev_id,
  4065. ase->mac_addr.raw,
  4066. 1);
  4067. }
  4068. }
  4069. dp_peer_delete_wifi3(peer, 0);
  4070. /*
  4071. * we need to call dp_peer_unref_del_find_by_id
  4072. * to remove additional ref count incremented
  4073. * by dp_peer_find_by_id() call.
  4074. *
  4075. * Hold the ref count while executing
  4076. * dp_peer_delete_wifi3() call.
  4077. *
  4078. */
  4079. dp_peer_unref_del_find_by_id(peer);
  4080. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  4081. vdev->vdev_id,
  4082. peer->mac_addr.raw, 0);
  4083. }
  4084. }
  4085. }
  4086. qdf_mem_free(peer_ids);
  4087. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4088. FL("Flushed peers for vdev object %pK "), vdev);
  4089. }
  4090. /*
  4091. * dp_vdev_detach_wifi3() - Detach txrx vdev
  4092. * @txrx_vdev: Datapath VDEV handle
  4093. * @callback: Callback OL_IF on completion of detach
  4094. * @cb_context: Callback context
  4095. *
  4096. */
  4097. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  4098. ol_txrx_vdev_delete_cb callback, void *cb_context)
  4099. {
  4100. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4101. struct dp_pdev *pdev;
  4102. struct dp_soc *soc;
  4103. struct dp_neighbour_peer *peer = NULL;
  4104. struct dp_neighbour_peer *temp_peer = NULL;
  4105. /* preconditions */
  4106. qdf_assert_always(vdev);
  4107. pdev = vdev->pdev;
  4108. soc = pdev->soc;
  4109. if (wlan_op_mode_monitor == vdev->opmode)
  4110. goto free_vdev;
  4111. if (wlan_op_mode_sta == vdev->opmode)
  4112. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  4113. /*
  4114. * If Target is hung, flush all peers before detaching vdev
  4115. * this will free all references held due to missing
  4116. * unmap commands from Target
  4117. */
  4118. if (!hif_is_target_ready(HIF_GET_SOFTC(soc->hif_handle)))
  4119. dp_vdev_flush_peers((struct cdp_vdev *)vdev, false);
  4120. /*
  4121. * Use peer_ref_mutex while accessing peer_list, in case
  4122. * a peer is in the process of being removed from the list.
  4123. */
  4124. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4125. /* check that the vdev has no peers allocated */
  4126. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  4127. /* debug print - will be removed later */
  4128. dp_warn("not deleting vdev object %pK (%pM) until deletion finishes for all its peers",
  4129. vdev, vdev->mac_addr.raw);
  4130. /* indicate that the vdev needs to be deleted */
  4131. vdev->delete.pending = 1;
  4132. vdev->delete.callback = callback;
  4133. vdev->delete.context = cb_context;
  4134. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4135. return;
  4136. }
  4137. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4138. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4139. if (!soc->hw_nac_monitor_support) {
  4140. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4141. neighbour_peer_list_elem) {
  4142. QDF_ASSERT(peer->vdev != vdev);
  4143. }
  4144. } else {
  4145. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  4146. neighbour_peer_list_elem, temp_peer) {
  4147. if (peer->vdev == vdev) {
  4148. TAILQ_REMOVE(&pdev->neighbour_peers_list, peer,
  4149. neighbour_peer_list_elem);
  4150. qdf_mem_free(peer);
  4151. }
  4152. }
  4153. }
  4154. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4155. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4156. dp_tx_vdev_detach(vdev);
  4157. /* remove the vdev from its parent pdev's list */
  4158. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4159. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4160. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  4161. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4162. free_vdev:
  4163. qdf_mem_free(vdev);
  4164. if (callback)
  4165. callback(cb_context);
  4166. }
  4167. /*
  4168. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  4169. * @soc - datapath soc handle
  4170. * @peer - datapath peer handle
  4171. *
  4172. * Delete the AST entries belonging to a peer
  4173. */
  4174. #ifdef FEATURE_AST
  4175. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  4176. struct dp_peer *peer)
  4177. {
  4178. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  4179. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  4180. dp_peer_del_ast(soc, ast_entry);
  4181. peer->self_ast_entry = NULL;
  4182. }
  4183. #else
  4184. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  4185. struct dp_peer *peer)
  4186. {
  4187. }
  4188. #endif
  4189. #if ATH_SUPPORT_WRAP
  4190. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  4191. uint8_t *peer_mac_addr)
  4192. {
  4193. struct dp_peer *peer;
  4194. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  4195. 0, vdev->vdev_id);
  4196. if (!peer)
  4197. return NULL;
  4198. if (peer->bss_peer)
  4199. return peer;
  4200. dp_peer_unref_delete(peer);
  4201. return NULL;
  4202. }
  4203. #else
  4204. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  4205. uint8_t *peer_mac_addr)
  4206. {
  4207. struct dp_peer *peer;
  4208. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  4209. 0, vdev->vdev_id);
  4210. if (!peer)
  4211. return NULL;
  4212. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  4213. return peer;
  4214. dp_peer_unref_delete(peer);
  4215. return NULL;
  4216. }
  4217. #endif
  4218. #ifdef FEATURE_AST
  4219. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  4220. struct dp_pdev *pdev,
  4221. uint8_t *peer_mac_addr)
  4222. {
  4223. struct dp_ast_entry *ast_entry;
  4224. qdf_spin_lock_bh(&soc->ast_lock);
  4225. if (soc->ast_override_support)
  4226. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, peer_mac_addr,
  4227. pdev->pdev_id);
  4228. else
  4229. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  4230. if (ast_entry && ast_entry->next_hop &&
  4231. !ast_entry->delete_in_progress)
  4232. dp_peer_del_ast(soc, ast_entry);
  4233. qdf_spin_unlock_bh(&soc->ast_lock);
  4234. }
  4235. #endif
  4236. #ifdef PEER_CACHE_RX_PKTS
  4237. static inline void dp_peer_rx_bufq_resources_init(struct dp_peer *peer)
  4238. {
  4239. qdf_spinlock_create(&peer->bufq_info.bufq_lock);
  4240. peer->bufq_info.thresh = DP_RX_CACHED_BUFQ_THRESH;
  4241. qdf_list_create(&peer->bufq_info.cached_bufq, DP_RX_CACHED_BUFQ_THRESH);
  4242. }
  4243. #else
  4244. static inline void dp_peer_rx_bufq_resources_init(struct dp_peer *peer)
  4245. {
  4246. }
  4247. #endif
  4248. /*
  4249. * dp_peer_create_wifi3() - attach txrx peer
  4250. * @txrx_vdev: Datapath VDEV handle
  4251. * @peer_mac_addr: Peer MAC address
  4252. *
  4253. * Return: DP peeer handle on success, NULL on failure
  4254. */
  4255. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  4256. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  4257. {
  4258. struct dp_peer *peer;
  4259. int i;
  4260. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4261. struct dp_pdev *pdev;
  4262. struct dp_soc *soc;
  4263. struct cdp_peer_cookie peer_cookie;
  4264. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  4265. /* preconditions */
  4266. qdf_assert(vdev);
  4267. qdf_assert(peer_mac_addr);
  4268. pdev = vdev->pdev;
  4269. soc = pdev->soc;
  4270. /*
  4271. * If a peer entry with given MAC address already exists,
  4272. * reuse the peer and reset the state of peer.
  4273. */
  4274. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  4275. if (peer) {
  4276. qdf_atomic_init(&peer->is_default_route_set);
  4277. dp_peer_cleanup(vdev, peer);
  4278. qdf_spin_lock_bh(&soc->ast_lock);
  4279. dp_peer_delete_ast_entries(soc, peer);
  4280. peer->delete_in_progress = false;
  4281. qdf_spin_unlock_bh(&soc->ast_lock);
  4282. if ((vdev->opmode == wlan_op_mode_sta) &&
  4283. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4284. QDF_MAC_ADDR_SIZE)) {
  4285. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4286. }
  4287. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4288. /*
  4289. * Control path maintains a node count which is incremented
  4290. * for every new peer create command. Since new peer is not being
  4291. * created and earlier reference is reused here,
  4292. * peer_unref_delete event is sent to control path to
  4293. * increment the count back.
  4294. */
  4295. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  4296. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4297. peer->mac_addr.raw, vdev->mac_addr.raw,
  4298. vdev->opmode, peer->ctrl_peer, ctrl_peer);
  4299. }
  4300. peer->ctrl_peer = ctrl_peer;
  4301. dp_local_peer_id_alloc(pdev, peer);
  4302. DP_STATS_INIT(peer);
  4303. return (void *)peer;
  4304. } else {
  4305. /*
  4306. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  4307. * need to remove the AST entry which was earlier added as a WDS
  4308. * entry.
  4309. * If an AST entry exists, but no peer entry exists with a given
  4310. * MAC addresses, we could deduce it as a WDS entry
  4311. */
  4312. dp_peer_ast_handle_roam_del(soc, pdev, peer_mac_addr);
  4313. }
  4314. #ifdef notyet
  4315. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  4316. soc->mempool_ol_ath_peer);
  4317. #else
  4318. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  4319. #endif
  4320. if (!peer)
  4321. return NULL; /* failure */
  4322. qdf_mem_zero(peer, sizeof(struct dp_peer));
  4323. TAILQ_INIT(&peer->ast_entry_list);
  4324. /* store provided params */
  4325. peer->vdev = vdev;
  4326. peer->ctrl_peer = ctrl_peer;
  4327. if ((vdev->opmode == wlan_op_mode_sta) &&
  4328. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4329. QDF_MAC_ADDR_SIZE)) {
  4330. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4331. }
  4332. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4333. qdf_spinlock_create(&peer->peer_info_lock);
  4334. dp_peer_rx_bufq_resources_init(peer);
  4335. qdf_mem_copy(
  4336. &peer->mac_addr.raw[0], peer_mac_addr, QDF_MAC_ADDR_SIZE);
  4337. /* TODO: See of rx_opt_proc is really required */
  4338. peer->rx_opt_proc = soc->rx_opt_proc;
  4339. /* initialize the peer_id */
  4340. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  4341. peer->peer_ids[i] = HTT_INVALID_PEER;
  4342. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4343. qdf_atomic_init(&peer->ref_cnt);
  4344. /* keep one reference for attach */
  4345. qdf_atomic_inc(&peer->ref_cnt);
  4346. /* add this peer into the vdev's list */
  4347. if (wlan_op_mode_sta == vdev->opmode)
  4348. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  4349. else
  4350. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  4351. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4352. /* TODO: See if hash based search is required */
  4353. dp_peer_find_hash_add(soc, peer);
  4354. /* Initialize the peer state */
  4355. peer->state = OL_TXRX_PEER_STATE_DISC;
  4356. dp_info("vdev %pK created peer %pK (%pM) ref_cnt: %d",
  4357. vdev, peer, peer->mac_addr.raw,
  4358. qdf_atomic_read(&peer->ref_cnt));
  4359. /*
  4360. * For every peer MAp message search and set if bss_peer
  4361. */
  4362. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  4363. dp_info("vdev bss_peer!!");
  4364. peer->bss_peer = 1;
  4365. vdev->vap_bss_peer = peer;
  4366. }
  4367. for (i = 0; i < DP_MAX_TIDS; i++)
  4368. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  4369. peer->valid = 1;
  4370. dp_local_peer_id_alloc(pdev, peer);
  4371. DP_STATS_INIT(peer);
  4372. qdf_mem_copy(peer_cookie.mac_addr, peer->mac_addr.raw,
  4373. QDF_MAC_ADDR_SIZE);
  4374. peer_cookie.ctx = NULL;
  4375. peer_cookie.cookie = pdev->next_peer_cookie++;
  4376. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4377. dp_wdi_event_handler(WDI_EVENT_PEER_CREATE, pdev->soc,
  4378. (void *)&peer_cookie,
  4379. peer->peer_ids[0], WDI_NO_VAL, pdev->pdev_id);
  4380. #endif
  4381. if (soc->wlanstats_enabled) {
  4382. if (!peer_cookie.ctx) {
  4383. pdev->next_peer_cookie--;
  4384. qdf_err("Failed to initialize peer rate stats");
  4385. } else {
  4386. peer->wlanstats_ctx = (void *)peer_cookie.ctx;
  4387. }
  4388. }
  4389. return (void *)peer;
  4390. }
  4391. /*
  4392. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  4393. * @vdev: Datapath VDEV handle
  4394. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4395. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4396. *
  4397. * Return: None
  4398. */
  4399. static
  4400. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  4401. enum cdp_host_reo_dest_ring *reo_dest,
  4402. bool *hash_based)
  4403. {
  4404. struct dp_soc *soc;
  4405. struct dp_pdev *pdev;
  4406. pdev = vdev->pdev;
  4407. soc = pdev->soc;
  4408. /*
  4409. * hash based steering is disabled for Radios which are offloaded
  4410. * to NSS
  4411. */
  4412. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  4413. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  4414. /*
  4415. * Below line of code will ensure the proper reo_dest ring is chosen
  4416. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  4417. */
  4418. *reo_dest = pdev->reo_dest;
  4419. }
  4420. #ifdef IPA_OFFLOAD
  4421. /*
  4422. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4423. * @vdev: Datapath VDEV handle
  4424. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4425. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4426. *
  4427. * If IPA is enabled in ini, for SAP mode, disable hash based
  4428. * steering, use default reo_dst ring for RX. Use config values for other modes.
  4429. * Return: None
  4430. */
  4431. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4432. enum cdp_host_reo_dest_ring *reo_dest,
  4433. bool *hash_based)
  4434. {
  4435. struct dp_soc *soc;
  4436. struct dp_pdev *pdev;
  4437. pdev = vdev->pdev;
  4438. soc = pdev->soc;
  4439. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4440. /*
  4441. * If IPA is enabled, disable hash-based flow steering and set
  4442. * reo_dest_ring_4 as the REO ring to receive packets on.
  4443. * IPA is configured to reap reo_dest_ring_4.
  4444. *
  4445. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  4446. * value enum value is from 1 - 4.
  4447. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  4448. */
  4449. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4450. if (vdev->opmode == wlan_op_mode_ap) {
  4451. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  4452. *hash_based = 0;
  4453. }
  4454. }
  4455. }
  4456. #else
  4457. /*
  4458. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4459. * @vdev: Datapath VDEV handle
  4460. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4461. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4462. *
  4463. * Use system config values for hash based steering.
  4464. * Return: None
  4465. */
  4466. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4467. enum cdp_host_reo_dest_ring *reo_dest,
  4468. bool *hash_based)
  4469. {
  4470. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4471. }
  4472. #endif /* IPA_OFFLOAD */
  4473. /*
  4474. * dp_peer_setup_wifi3() - initialize the peer
  4475. * @vdev_hdl: virtual device object
  4476. * @peer: Peer object
  4477. *
  4478. * Return: void
  4479. */
  4480. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  4481. {
  4482. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  4483. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4484. struct dp_pdev *pdev;
  4485. struct dp_soc *soc;
  4486. bool hash_based = 0;
  4487. enum cdp_host_reo_dest_ring reo_dest;
  4488. /* preconditions */
  4489. qdf_assert(vdev);
  4490. qdf_assert(peer);
  4491. pdev = vdev->pdev;
  4492. soc = pdev->soc;
  4493. peer->last_assoc_rcvd = 0;
  4494. peer->last_disassoc_rcvd = 0;
  4495. peer->last_deauth_rcvd = 0;
  4496. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  4497. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  4498. pdev->pdev_id, vdev->vdev_id,
  4499. vdev->opmode, hash_based, reo_dest);
  4500. /*
  4501. * There are corner cases where the AD1 = AD2 = "VAPs address"
  4502. * i.e both the devices have same MAC address. In these
  4503. * cases we want such pkts to be processed in NULL Q handler
  4504. * which is REO2TCL ring. for this reason we should
  4505. * not setup reo_queues and default route for bss_peer.
  4506. */
  4507. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  4508. return;
  4509. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  4510. /* TODO: Check the destination ring number to be passed to FW */
  4511. soc->cdp_soc.ol_ops->peer_set_default_routing(
  4512. pdev->ctrl_pdev, peer->mac_addr.raw,
  4513. peer->vdev->vdev_id, hash_based, reo_dest);
  4514. }
  4515. qdf_atomic_set(&peer->is_default_route_set, 1);
  4516. dp_peer_rx_init(pdev, peer);
  4517. return;
  4518. }
  4519. /*
  4520. * dp_cp_peer_del_resp_handler - Handle the peer delete response
  4521. * @soc_hdl: Datapath SOC handle
  4522. * @vdev_hdl: virtual device object
  4523. * @mac_addr: Mac address of the peer
  4524. *
  4525. * Return: void
  4526. */
  4527. static void dp_cp_peer_del_resp_handler(struct cdp_soc_t *soc_hdl,
  4528. struct cdp_vdev *vdev_hdl,
  4529. uint8_t *mac_addr)
  4530. {
  4531. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  4532. struct dp_ast_entry *ast_entry = NULL;
  4533. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4534. txrx_ast_free_cb cb = NULL;
  4535. void *cookie;
  4536. qdf_spin_lock_bh(&soc->ast_lock);
  4537. if (soc->ast_override_support)
  4538. ast_entry =
  4539. dp_peer_ast_hash_find_by_pdevid(soc, mac_addr,
  4540. vdev->pdev->pdev_id);
  4541. else
  4542. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  4543. /* in case of qwrap we have multiple BSS peers
  4544. * with same mac address
  4545. *
  4546. * AST entry for this mac address will be created
  4547. * only for one peer hence it will be NULL here
  4548. */
  4549. if (!ast_entry || ast_entry->peer || !ast_entry->delete_in_progress) {
  4550. qdf_spin_unlock_bh(&soc->ast_lock);
  4551. return;
  4552. }
  4553. if (ast_entry->is_mapped)
  4554. soc->ast_table[ast_entry->ast_idx] = NULL;
  4555. DP_STATS_INC(soc, ast.deleted, 1);
  4556. dp_peer_ast_hash_remove(soc, ast_entry);
  4557. cb = ast_entry->callback;
  4558. cookie = ast_entry->cookie;
  4559. ast_entry->callback = NULL;
  4560. ast_entry->cookie = NULL;
  4561. soc->num_ast_entries--;
  4562. qdf_spin_unlock_bh(&soc->ast_lock);
  4563. if (cb) {
  4564. cb(soc->ctrl_psoc,
  4565. soc,
  4566. cookie,
  4567. CDP_TXRX_AST_DELETED);
  4568. }
  4569. qdf_mem_free(ast_entry);
  4570. }
  4571. /*
  4572. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  4573. * @vdev_handle: virtual device object
  4574. * @htt_pkt_type: type of pkt
  4575. *
  4576. * Return: void
  4577. */
  4578. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  4579. enum htt_cmn_pkt_type val)
  4580. {
  4581. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4582. vdev->tx_encap_type = val;
  4583. }
  4584. /*
  4585. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  4586. * @vdev_handle: virtual device object
  4587. * @htt_pkt_type: type of pkt
  4588. *
  4589. * Return: void
  4590. */
  4591. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  4592. enum htt_cmn_pkt_type val)
  4593. {
  4594. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4595. vdev->rx_decap_type = val;
  4596. }
  4597. /*
  4598. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  4599. * @txrx_soc: cdp soc handle
  4600. * @ac: Access category
  4601. * @value: timeout value in millisec
  4602. *
  4603. * Return: void
  4604. */
  4605. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4606. uint8_t ac, uint32_t value)
  4607. {
  4608. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4609. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  4610. }
  4611. /*
  4612. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  4613. * @txrx_soc: cdp soc handle
  4614. * @ac: access category
  4615. * @value: timeout value in millisec
  4616. *
  4617. * Return: void
  4618. */
  4619. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4620. uint8_t ac, uint32_t *value)
  4621. {
  4622. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4623. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  4624. }
  4625. /*
  4626. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  4627. * @pdev_handle: physical device object
  4628. * @val: reo destination ring index (1 - 4)
  4629. *
  4630. * Return: void
  4631. */
  4632. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  4633. enum cdp_host_reo_dest_ring val)
  4634. {
  4635. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4636. if (pdev)
  4637. pdev->reo_dest = val;
  4638. }
  4639. /*
  4640. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  4641. * @pdev_handle: physical device object
  4642. *
  4643. * Return: reo destination ring index
  4644. */
  4645. static enum cdp_host_reo_dest_ring
  4646. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  4647. {
  4648. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4649. if (pdev)
  4650. return pdev->reo_dest;
  4651. else
  4652. return cdp_host_reo_dest_ring_unknown;
  4653. }
  4654. /*
  4655. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  4656. * @pdev_handle: device object
  4657. * @val: value to be set
  4658. *
  4659. * Return: void
  4660. */
  4661. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  4662. uint32_t val)
  4663. {
  4664. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4665. /* Enable/Disable smart mesh filtering. This flag will be checked
  4666. * during rx processing to check if packets are from NAC clients.
  4667. */
  4668. pdev->filter_neighbour_peers = val;
  4669. return 0;
  4670. }
  4671. /*
  4672. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  4673. * address for smart mesh filtering
  4674. * @vdev_handle: virtual device object
  4675. * @cmd: Add/Del command
  4676. * @macaddr: nac client mac address
  4677. *
  4678. * Return: void
  4679. */
  4680. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  4681. uint32_t cmd, uint8_t *macaddr)
  4682. {
  4683. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4684. struct dp_pdev *pdev = vdev->pdev;
  4685. struct dp_neighbour_peer *peer = NULL;
  4686. if (!macaddr)
  4687. goto fail0;
  4688. /* Store address of NAC (neighbour peer) which will be checked
  4689. * against TA of received packets.
  4690. */
  4691. if (cmd == DP_NAC_PARAM_ADD) {
  4692. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  4693. sizeof(*peer));
  4694. if (!peer) {
  4695. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4696. FL("DP neighbour peer node memory allocation failed"));
  4697. goto fail0;
  4698. }
  4699. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  4700. macaddr, QDF_MAC_ADDR_SIZE);
  4701. peer->vdev = vdev;
  4702. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4703. /* add this neighbour peer into the list */
  4704. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  4705. neighbour_peer_list_elem);
  4706. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4707. /* first neighbour */
  4708. if (!pdev->neighbour_peers_added) {
  4709. pdev->neighbour_peers_added = true;
  4710. dp_ppdu_ring_cfg(pdev);
  4711. }
  4712. return 1;
  4713. } else if (cmd == DP_NAC_PARAM_DEL) {
  4714. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4715. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4716. neighbour_peer_list_elem) {
  4717. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  4718. macaddr, QDF_MAC_ADDR_SIZE)) {
  4719. /* delete this peer from the list */
  4720. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  4721. peer, neighbour_peer_list_elem);
  4722. qdf_mem_free(peer);
  4723. break;
  4724. }
  4725. }
  4726. /* last neighbour deleted */
  4727. if (TAILQ_EMPTY(&pdev->neighbour_peers_list)) {
  4728. pdev->neighbour_peers_added = false;
  4729. dp_ppdu_ring_cfg(pdev);
  4730. }
  4731. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4732. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  4733. !pdev->enhanced_stats_en)
  4734. dp_ppdu_ring_reset(pdev);
  4735. return 1;
  4736. }
  4737. fail0:
  4738. return 0;
  4739. }
  4740. /*
  4741. * dp_get_sec_type() - Get the security type
  4742. * @peer: Datapath peer handle
  4743. * @sec_idx: Security id (mcast, ucast)
  4744. *
  4745. * return sec_type: Security type
  4746. */
  4747. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  4748. {
  4749. struct dp_peer *dpeer = (struct dp_peer *)peer;
  4750. return dpeer->security[sec_idx].sec_type;
  4751. }
  4752. /*
  4753. * dp_peer_authorize() - authorize txrx peer
  4754. * @peer_handle: Datapath peer handle
  4755. * @authorize
  4756. *
  4757. */
  4758. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  4759. {
  4760. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4761. struct dp_soc *soc;
  4762. if (peer) {
  4763. soc = peer->vdev->pdev->soc;
  4764. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4765. peer->authorize = authorize ? 1 : 0;
  4766. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4767. }
  4768. }
  4769. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  4770. struct dp_pdev *pdev,
  4771. struct dp_peer *peer,
  4772. uint32_t vdev_id)
  4773. {
  4774. struct dp_vdev *vdev = NULL;
  4775. struct dp_peer *bss_peer = NULL;
  4776. uint8_t *m_addr = NULL;
  4777. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4778. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4779. if (vdev->vdev_id == vdev_id)
  4780. break;
  4781. }
  4782. if (!vdev) {
  4783. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4784. "vdev is NULL");
  4785. } else {
  4786. if (vdev->vap_bss_peer == peer)
  4787. vdev->vap_bss_peer = NULL;
  4788. m_addr = peer->mac_addr.raw;
  4789. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  4790. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4791. m_addr, vdev->mac_addr.raw, vdev->opmode,
  4792. peer->ctrl_peer, NULL);
  4793. if (vdev && vdev->vap_bss_peer) {
  4794. bss_peer = vdev->vap_bss_peer;
  4795. DP_UPDATE_STATS(vdev, peer);
  4796. }
  4797. }
  4798. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4799. /*
  4800. * Peer AST list hast to be empty here
  4801. */
  4802. DP_AST_ASSERT(TAILQ_EMPTY(&peer->ast_entry_list));
  4803. qdf_mem_free(peer);
  4804. }
  4805. /**
  4806. * dp_delete_pending_vdev() - check and process vdev delete
  4807. * @pdev: DP specific pdev pointer
  4808. * @vdev: DP specific vdev pointer
  4809. * @vdev_id: vdev id corresponding to vdev
  4810. *
  4811. * This API does following:
  4812. * 1) It releases tx flow pools buffers as vdev is
  4813. * going down and no peers are associated.
  4814. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  4815. */
  4816. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  4817. uint8_t vdev_id)
  4818. {
  4819. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  4820. void *vdev_delete_context = NULL;
  4821. vdev_delete_cb = vdev->delete.callback;
  4822. vdev_delete_context = vdev->delete.context;
  4823. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4824. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4825. vdev, vdev->mac_addr.raw);
  4826. /* all peers are gone, go ahead and delete it */
  4827. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4828. FLOW_TYPE_VDEV, vdev_id);
  4829. dp_tx_vdev_detach(vdev);
  4830. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4831. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4832. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4833. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4834. FL("deleting vdev object %pK (%pM)"),
  4835. vdev, vdev->mac_addr.raw);
  4836. qdf_mem_free(vdev);
  4837. vdev = NULL;
  4838. if (vdev_delete_cb)
  4839. vdev_delete_cb(vdev_delete_context);
  4840. }
  4841. /*
  4842. * dp_peer_unref_delete() - unref and delete peer
  4843. * @peer_handle: Datapath peer handle
  4844. *
  4845. */
  4846. void dp_peer_unref_delete(void *peer_handle)
  4847. {
  4848. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4849. struct dp_vdev *vdev = peer->vdev;
  4850. struct dp_pdev *pdev = vdev->pdev;
  4851. struct dp_soc *soc = pdev->soc;
  4852. struct dp_peer *tmppeer;
  4853. int found = 0;
  4854. uint16_t peer_id;
  4855. uint16_t vdev_id;
  4856. bool delete_vdev;
  4857. struct cdp_peer_cookie peer_cookie;
  4858. /*
  4859. * Hold the lock all the way from checking if the peer ref count
  4860. * is zero until the peer references are removed from the hash
  4861. * table and vdev list (if the peer ref count is zero).
  4862. * This protects against a new HL tx operation starting to use the
  4863. * peer object just after this function concludes it's done being used.
  4864. * Furthermore, the lock needs to be held while checking whether the
  4865. * vdev's list of peers is empty, to make sure that list is not modified
  4866. * concurrently with the empty check.
  4867. */
  4868. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4869. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4870. peer_id = peer->peer_ids[0];
  4871. vdev_id = vdev->vdev_id;
  4872. /*
  4873. * Make sure that the reference to the peer in
  4874. * peer object map is removed
  4875. */
  4876. if (peer_id != HTT_INVALID_PEER)
  4877. soc->peer_id_to_obj_map[peer_id] = NULL;
  4878. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  4879. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4880. /* remove the reference to the peer from the hash table */
  4881. dp_peer_find_hash_remove(soc, peer);
  4882. qdf_spin_lock_bh(&soc->ast_lock);
  4883. if (peer->self_ast_entry) {
  4884. dp_peer_del_ast(soc, peer->self_ast_entry);
  4885. peer->self_ast_entry = NULL;
  4886. }
  4887. qdf_spin_unlock_bh(&soc->ast_lock);
  4888. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4889. if (tmppeer == peer) {
  4890. found = 1;
  4891. break;
  4892. }
  4893. }
  4894. if (found) {
  4895. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4896. peer_list_elem);
  4897. } else {
  4898. /*Ignoring the remove operation as peer not found*/
  4899. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  4900. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4901. peer, vdev, &peer->vdev->peer_list);
  4902. }
  4903. /* send peer destroy event to upper layer */
  4904. qdf_mem_copy(peer_cookie.mac_addr, peer->mac_addr.raw,
  4905. QDF_MAC_ADDR_SIZE);
  4906. peer_cookie.ctx = NULL;
  4907. peer_cookie.ctx = (void *)peer->wlanstats_ctx;
  4908. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4909. dp_wdi_event_handler(WDI_EVENT_PEER_DESTROY,
  4910. pdev->soc,
  4911. (void *)&peer_cookie,
  4912. peer->peer_ids[0],
  4913. WDI_NO_VAL,
  4914. pdev->pdev_id);
  4915. #endif
  4916. peer->wlanstats_ctx = NULL;
  4917. /* cleanup the peer data */
  4918. dp_peer_cleanup(vdev, peer);
  4919. /* check whether the parent vdev has no peers left */
  4920. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4921. /*
  4922. * capture vdev delete pending flag's status
  4923. * while holding peer_ref_mutex lock
  4924. */
  4925. delete_vdev = vdev->delete.pending;
  4926. /*
  4927. * Now that there are no references to the peer, we can
  4928. * release the peer reference lock.
  4929. */
  4930. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4931. /*
  4932. * Check if the parent vdev was waiting for its peers
  4933. * to be deleted, in order for it to be deleted too.
  4934. */
  4935. if (delete_vdev)
  4936. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  4937. } else {
  4938. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4939. }
  4940. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  4941. } else {
  4942. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4943. }
  4944. }
  4945. #ifdef PEER_CACHE_RX_PKTS
  4946. static inline void dp_peer_rx_bufq_resources_deinit(struct dp_peer *peer)
  4947. {
  4948. qdf_list_destroy(&peer->bufq_info.cached_bufq);
  4949. qdf_spinlock_destroy(&peer->bufq_info.bufq_lock);
  4950. }
  4951. #else
  4952. static inline void dp_peer_rx_bufq_resources_deinit(struct dp_peer *peer)
  4953. {
  4954. }
  4955. #endif
  4956. /*
  4957. * dp_peer_detach_wifi3() – Detach txrx peer
  4958. * @peer_handle: Datapath peer handle
  4959. * @bitmap: bitmap indicating special handling of request.
  4960. *
  4961. */
  4962. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4963. {
  4964. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4965. /* redirect the peer's rx delivery function to point to a
  4966. * discard func
  4967. */
  4968. peer->rx_opt_proc = dp_rx_discard;
  4969. /* Do not make ctrl_peer to NULL for connected sta peers.
  4970. * We need ctrl_peer to release the reference during dp
  4971. * peer free. This reference was held for
  4972. * obj_mgr peer during the creation of dp peer.
  4973. */
  4974. if (!(peer->vdev && (peer->vdev->opmode != wlan_op_mode_sta) &&
  4975. !peer->bss_peer))
  4976. peer->ctrl_peer = NULL;
  4977. peer->valid = 0;
  4978. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4979. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4980. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4981. qdf_spinlock_destroy(&peer->peer_info_lock);
  4982. dp_peer_rx_bufq_resources_deinit(peer);
  4983. /*
  4984. * Remove the reference added during peer_attach.
  4985. * The peer will still be left allocated until the
  4986. * PEER_UNMAP message arrives to remove the other
  4987. * reference, added by the PEER_MAP message.
  4988. */
  4989. dp_peer_unref_delete(peer_handle);
  4990. }
  4991. /*
  4992. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4993. * @peer_handle: Datapath peer handle
  4994. *
  4995. */
  4996. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4997. {
  4998. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4999. return vdev->mac_addr.raw;
  5000. }
  5001. /*
  5002. * dp_vdev_set_wds() - Enable per packet stats
  5003. * @vdev_handle: DP VDEV handle
  5004. * @val: value
  5005. *
  5006. * Return: none
  5007. */
  5008. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  5009. {
  5010. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5011. vdev->wds_enabled = val;
  5012. return 0;
  5013. }
  5014. /*
  5015. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  5016. * @peer_handle: Datapath peer handle
  5017. *
  5018. */
  5019. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  5020. uint8_t vdev_id)
  5021. {
  5022. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  5023. struct dp_vdev *vdev = NULL;
  5024. if (qdf_unlikely(!pdev))
  5025. return NULL;
  5026. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  5027. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5028. if (vdev->delete.pending)
  5029. continue;
  5030. if (vdev->vdev_id == vdev_id)
  5031. break;
  5032. }
  5033. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5034. return (struct cdp_vdev *)vdev;
  5035. }
  5036. /*
  5037. * dp_get_mon_vdev_from_pdev_wifi3() - Get vdev handle of monitor mode
  5038. * @dev: PDEV handle
  5039. *
  5040. * Return: VDEV handle of monitor mode
  5041. */
  5042. static struct cdp_vdev *dp_get_mon_vdev_from_pdev_wifi3(struct cdp_pdev *dev)
  5043. {
  5044. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  5045. if (qdf_unlikely(!pdev))
  5046. return NULL;
  5047. return (struct cdp_vdev *)pdev->monitor_vdev;
  5048. }
  5049. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  5050. {
  5051. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5052. return vdev->opmode;
  5053. }
  5054. static
  5055. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  5056. ol_txrx_rx_fp *stack_fn_p,
  5057. ol_osif_vdev_handle *osif_vdev_p)
  5058. {
  5059. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  5060. qdf_assert(vdev);
  5061. *stack_fn_p = vdev->osif_rx_stack;
  5062. *osif_vdev_p = vdev->osif_vdev;
  5063. }
  5064. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  5065. {
  5066. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  5067. struct dp_pdev *pdev = vdev->pdev;
  5068. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  5069. }
  5070. /**
  5071. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  5072. * ring based on target
  5073. * @soc: soc handle
  5074. * @mac_for_pdev: pdev_id
  5075. * @pdev: physical device handle
  5076. * @ring_num: mac id
  5077. * @htt_tlv_filter: tlv filter
  5078. *
  5079. * Return: zero on success, non-zero on failure
  5080. */
  5081. static inline
  5082. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  5083. struct dp_pdev *pdev, uint8_t ring_num,
  5084. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  5085. {
  5086. QDF_STATUS status;
  5087. if (soc->wlan_cfg_ctx->rxdma1_enable)
  5088. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5089. pdev->rxdma_mon_buf_ring[ring_num]
  5090. .hal_srng,
  5091. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  5092. &htt_tlv_filter);
  5093. else
  5094. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5095. pdev->rx_mac_buf_ring[ring_num]
  5096. .hal_srng,
  5097. RXDMA_BUF, RX_BUFFER_SIZE,
  5098. &htt_tlv_filter);
  5099. return status;
  5100. }
  5101. /**
  5102. * dp_reset_monitor_mode() - Disable monitor mode
  5103. * @pdev_handle: Datapath PDEV handle
  5104. *
  5105. * Return: QDF_STATUS
  5106. */
  5107. QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  5108. {
  5109. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5110. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5111. struct dp_soc *soc = pdev->soc;
  5112. uint8_t pdev_id;
  5113. int mac_id;
  5114. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5115. pdev_id = pdev->pdev_id;
  5116. soc = pdev->soc;
  5117. qdf_spin_lock_bh(&pdev->mon_lock);
  5118. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5119. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5120. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5121. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5122. pdev, mac_id,
  5123. htt_tlv_filter);
  5124. if (status != QDF_STATUS_SUCCESS) {
  5125. dp_err("Failed to send tlv filter for monitor mode rings");
  5126. return status;
  5127. }
  5128. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5129. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5130. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  5131. &htt_tlv_filter);
  5132. }
  5133. pdev->monitor_vdev = NULL;
  5134. pdev->mcopy_mode = 0;
  5135. pdev->monitor_configured = false;
  5136. qdf_spin_unlock_bh(&pdev->mon_lock);
  5137. return QDF_STATUS_SUCCESS;
  5138. }
  5139. /**
  5140. * dp_set_nac() - set peer_nac
  5141. * @peer_handle: Datapath PEER handle
  5142. *
  5143. * Return: void
  5144. */
  5145. static void dp_set_nac(struct cdp_peer *peer_handle)
  5146. {
  5147. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5148. peer->nac = 1;
  5149. }
  5150. /**
  5151. * dp_get_tx_pending() - read pending tx
  5152. * @pdev_handle: Datapath PDEV handle
  5153. *
  5154. * Return: outstanding tx
  5155. */
  5156. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  5157. {
  5158. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5159. return qdf_atomic_read(&pdev->num_tx_outstanding);
  5160. }
  5161. /**
  5162. * dp_get_peer_mac_from_peer_id() - get peer mac
  5163. * @pdev_handle: Datapath PDEV handle
  5164. * @peer_id: Peer ID
  5165. * @peer_mac: MAC addr of PEER
  5166. *
  5167. * Return: void
  5168. */
  5169. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  5170. uint32_t peer_id, uint8_t *peer_mac)
  5171. {
  5172. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5173. struct dp_peer *peer;
  5174. if (pdev && peer_mac) {
  5175. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  5176. if (peer) {
  5177. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  5178. QDF_MAC_ADDR_SIZE);
  5179. dp_peer_unref_del_find_by_id(peer);
  5180. }
  5181. }
  5182. }
  5183. /**
  5184. * dp_pdev_configure_monitor_rings() - configure monitor rings
  5185. * @vdev_handle: Datapath VDEV handle
  5186. *
  5187. * Return: QDF_STATUS
  5188. */
  5189. QDF_STATUS dp_pdev_configure_monitor_rings(struct dp_pdev *pdev)
  5190. {
  5191. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5192. struct dp_soc *soc;
  5193. uint8_t pdev_id;
  5194. int mac_id;
  5195. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5196. pdev_id = pdev->pdev_id;
  5197. soc = pdev->soc;
  5198. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  5199. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  5200. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  5201. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  5202. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  5203. pdev->mo_data_filter);
  5204. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5205. htt_tlv_filter.mpdu_start = 1;
  5206. htt_tlv_filter.msdu_start = 1;
  5207. htt_tlv_filter.packet = 1;
  5208. htt_tlv_filter.msdu_end = 1;
  5209. htt_tlv_filter.mpdu_end = 1;
  5210. htt_tlv_filter.packet_header = 1;
  5211. htt_tlv_filter.attention = 1;
  5212. htt_tlv_filter.ppdu_start = 0;
  5213. htt_tlv_filter.ppdu_end = 0;
  5214. htt_tlv_filter.ppdu_end_user_stats = 0;
  5215. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  5216. htt_tlv_filter.ppdu_end_status_done = 0;
  5217. htt_tlv_filter.header_per_msdu = 1;
  5218. htt_tlv_filter.enable_fp =
  5219. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  5220. htt_tlv_filter.enable_md = 0;
  5221. htt_tlv_filter.enable_mo =
  5222. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  5223. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  5224. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  5225. if (pdev->mcopy_mode) {
  5226. htt_tlv_filter.fp_data_filter = 0;
  5227. htt_tlv_filter.mo_data_filter = 0;
  5228. } else {
  5229. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  5230. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  5231. }
  5232. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  5233. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  5234. htt_tlv_filter.offset_valid = false;
  5235. if ((pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU) ||
  5236. (pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU_MSDU)) {
  5237. htt_tlv_filter.fp_mgmt_filter = 0;
  5238. htt_tlv_filter.fp_ctrl_filter = 0;
  5239. htt_tlv_filter.fp_data_filter = 0;
  5240. htt_tlv_filter.mo_mgmt_filter = 0;
  5241. htt_tlv_filter.mo_ctrl_filter = 0;
  5242. htt_tlv_filter.mo_data_filter = 0;
  5243. }
  5244. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5245. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5246. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5247. pdev, mac_id,
  5248. htt_tlv_filter);
  5249. if (status != QDF_STATUS_SUCCESS) {
  5250. dp_err("Failed to send tlv filter for monitor mode rings");
  5251. return status;
  5252. }
  5253. }
  5254. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5255. htt_tlv_filter.mpdu_start = 1;
  5256. htt_tlv_filter.msdu_start = 0;
  5257. htt_tlv_filter.packet = 0;
  5258. htt_tlv_filter.msdu_end = 0;
  5259. htt_tlv_filter.mpdu_end = 0;
  5260. if ((pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU) ||
  5261. (pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU_MSDU)) {
  5262. htt_tlv_filter.mpdu_end = 1;
  5263. }
  5264. htt_tlv_filter.attention = 0;
  5265. htt_tlv_filter.ppdu_start = 1;
  5266. htt_tlv_filter.ppdu_end = 1;
  5267. htt_tlv_filter.ppdu_end_user_stats = 1;
  5268. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5269. htt_tlv_filter.ppdu_end_status_done = 1;
  5270. htt_tlv_filter.enable_fp = 1;
  5271. htt_tlv_filter.enable_md = 0;
  5272. htt_tlv_filter.enable_mo = 1;
  5273. if (pdev->mcopy_mode ||
  5274. (pdev->rx_enh_capture_mode != CDP_RX_ENH_CAPTURE_DISABLED)) {
  5275. htt_tlv_filter.packet_header = 1;
  5276. if (pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU) {
  5277. htt_tlv_filter.header_per_msdu = 0;
  5278. htt_tlv_filter.enable_mo = 0;
  5279. } else if (pdev->rx_enh_capture_mode ==
  5280. CDP_RX_ENH_CAPTURE_MPDU_MSDU) {
  5281. htt_tlv_filter.header_per_msdu = 1;
  5282. htt_tlv_filter.enable_mo = 0;
  5283. }
  5284. }
  5285. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5286. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5287. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5288. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5289. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5290. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5291. htt_tlv_filter.offset_valid = false;
  5292. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5293. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5294. pdev->pdev_id);
  5295. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5296. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5297. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5298. }
  5299. return status;
  5300. }
  5301. /**
  5302. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  5303. * @vdev_handle: Datapath VDEV handle
  5304. * @smart_monitor: Flag to denote if its smart monitor mode
  5305. *
  5306. * Return: 0 on success, not 0 on failure
  5307. */
  5308. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  5309. uint8_t special_monitor)
  5310. {
  5311. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5312. struct dp_pdev *pdev;
  5313. qdf_assert(vdev);
  5314. pdev = vdev->pdev;
  5315. pdev->monitor_vdev = vdev;
  5316. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  5317. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  5318. pdev, pdev->pdev_id, pdev->soc, vdev);
  5319. /*
  5320. * do not configure monitor buf ring and filter for smart and
  5321. * lite monitor
  5322. * for smart monitor filters are added along with first NAC
  5323. * for lite monitor required configuration done through
  5324. * dp_set_pdev_param
  5325. */
  5326. if (special_monitor)
  5327. return QDF_STATUS_SUCCESS;
  5328. /*Check if current pdev's monitor_vdev exists */
  5329. if (pdev->monitor_configured) {
  5330. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5331. "monitor vap already created vdev=%pK\n", vdev);
  5332. qdf_assert(vdev);
  5333. return QDF_STATUS_E_RESOURCES;
  5334. }
  5335. pdev->monitor_configured = true;
  5336. return dp_pdev_configure_monitor_rings(pdev);
  5337. }
  5338. /**
  5339. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  5340. * @pdev_handle: Datapath PDEV handle
  5341. * @filter_val: Flag to select Filter for monitor mode
  5342. * Return: 0 on success, not 0 on failure
  5343. */
  5344. static QDF_STATUS
  5345. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  5346. struct cdp_monitor_filter *filter_val)
  5347. {
  5348. /* Many monitor VAPs can exists in a system but only one can be up at
  5349. * anytime
  5350. */
  5351. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5352. struct dp_vdev *vdev = pdev->monitor_vdev;
  5353. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5354. struct dp_soc *soc;
  5355. uint8_t pdev_id;
  5356. int mac_id;
  5357. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5358. pdev_id = pdev->pdev_id;
  5359. soc = pdev->soc;
  5360. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  5361. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  5362. pdev, pdev_id, soc, vdev);
  5363. /*Check if current pdev's monitor_vdev exists */
  5364. if (!pdev->monitor_vdev) {
  5365. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5366. "vdev=%pK", vdev);
  5367. qdf_assert(vdev);
  5368. }
  5369. /* update filter mode, type in pdev structure */
  5370. pdev->mon_filter_mode = filter_val->mode;
  5371. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  5372. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  5373. pdev->fp_data_filter = filter_val->fp_data;
  5374. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  5375. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  5376. pdev->mo_data_filter = filter_val->mo_data;
  5377. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  5378. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  5379. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  5380. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  5381. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  5382. pdev->mo_data_filter);
  5383. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5384. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5385. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5386. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5387. pdev, mac_id,
  5388. htt_tlv_filter);
  5389. if (status != QDF_STATUS_SUCCESS) {
  5390. dp_err("Failed to send tlv filter for monitor mode rings");
  5391. return status;
  5392. }
  5393. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5394. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5395. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5396. }
  5397. htt_tlv_filter.mpdu_start = 1;
  5398. htt_tlv_filter.msdu_start = 1;
  5399. htt_tlv_filter.packet = 1;
  5400. htt_tlv_filter.msdu_end = 1;
  5401. htt_tlv_filter.mpdu_end = 1;
  5402. htt_tlv_filter.packet_header = 1;
  5403. htt_tlv_filter.attention = 1;
  5404. htt_tlv_filter.ppdu_start = 0;
  5405. htt_tlv_filter.ppdu_end = 0;
  5406. htt_tlv_filter.ppdu_end_user_stats = 0;
  5407. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  5408. htt_tlv_filter.ppdu_end_status_done = 0;
  5409. htt_tlv_filter.header_per_msdu = 1;
  5410. htt_tlv_filter.enable_fp =
  5411. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  5412. htt_tlv_filter.enable_md = 0;
  5413. htt_tlv_filter.enable_mo =
  5414. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  5415. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  5416. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  5417. if (pdev->mcopy_mode)
  5418. htt_tlv_filter.fp_data_filter = 0;
  5419. else
  5420. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  5421. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  5422. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  5423. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  5424. htt_tlv_filter.offset_valid = false;
  5425. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5426. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5427. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5428. pdev, mac_id,
  5429. htt_tlv_filter);
  5430. if (status != QDF_STATUS_SUCCESS) {
  5431. dp_err("Failed to send tlv filter for monitor mode rings");
  5432. return status;
  5433. }
  5434. }
  5435. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5436. htt_tlv_filter.mpdu_start = 1;
  5437. htt_tlv_filter.msdu_start = 0;
  5438. htt_tlv_filter.packet = 0;
  5439. htt_tlv_filter.msdu_end = 0;
  5440. htt_tlv_filter.mpdu_end = 0;
  5441. htt_tlv_filter.attention = 0;
  5442. htt_tlv_filter.ppdu_start = 1;
  5443. htt_tlv_filter.ppdu_end = 1;
  5444. htt_tlv_filter.ppdu_end_user_stats = 1;
  5445. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5446. htt_tlv_filter.ppdu_end_status_done = 1;
  5447. htt_tlv_filter.enable_fp = 1;
  5448. htt_tlv_filter.enable_md = 0;
  5449. htt_tlv_filter.enable_mo = 1;
  5450. if (pdev->mcopy_mode) {
  5451. htt_tlv_filter.packet_header = 1;
  5452. }
  5453. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5454. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5455. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5456. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5457. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5458. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5459. htt_tlv_filter.offset_valid = false;
  5460. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5461. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5462. pdev->pdev_id);
  5463. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5464. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5465. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5466. }
  5467. return QDF_STATUS_SUCCESS;
  5468. }
  5469. /**
  5470. * dp_get_pdev_id_frm_pdev() - get pdev_id
  5471. * @pdev_handle: Datapath PDEV handle
  5472. *
  5473. * Return: pdev_id
  5474. */
  5475. static
  5476. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  5477. {
  5478. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5479. return pdev->pdev_id;
  5480. }
  5481. /**
  5482. * dp_get_delay_stats_flag() - get delay stats flag
  5483. * @pdev_handle: Datapath PDEV handle
  5484. *
  5485. * Return: 0 if flag is disabled else 1
  5486. */
  5487. static
  5488. bool dp_get_delay_stats_flag(struct cdp_pdev *pdev_handle)
  5489. {
  5490. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5491. return pdev->delay_stats_flag;
  5492. }
  5493. /**
  5494. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  5495. * @pdev_handle: Datapath PDEV handle
  5496. * @chan_noise_floor: Channel Noise Floor
  5497. *
  5498. * Return: void
  5499. */
  5500. static
  5501. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  5502. int16_t chan_noise_floor)
  5503. {
  5504. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5505. pdev->chan_noise_floor = chan_noise_floor;
  5506. }
  5507. /**
  5508. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  5509. * @vdev_handle: Datapath VDEV handle
  5510. * Return: true on ucast filter flag set
  5511. */
  5512. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  5513. {
  5514. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5515. struct dp_pdev *pdev;
  5516. pdev = vdev->pdev;
  5517. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  5518. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  5519. return true;
  5520. return false;
  5521. }
  5522. /**
  5523. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  5524. * @vdev_handle: Datapath VDEV handle
  5525. * Return: true on mcast filter flag set
  5526. */
  5527. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  5528. {
  5529. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5530. struct dp_pdev *pdev;
  5531. pdev = vdev->pdev;
  5532. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  5533. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  5534. return true;
  5535. return false;
  5536. }
  5537. /**
  5538. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  5539. * @vdev_handle: Datapath VDEV handle
  5540. * Return: true on non data filter flag set
  5541. */
  5542. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  5543. {
  5544. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5545. struct dp_pdev *pdev;
  5546. pdev = vdev->pdev;
  5547. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  5548. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  5549. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  5550. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  5551. return true;
  5552. }
  5553. }
  5554. return false;
  5555. }
  5556. #ifdef MESH_MODE_SUPPORT
  5557. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  5558. {
  5559. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5560. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5561. FL("val %d"), val);
  5562. vdev->mesh_vdev = val;
  5563. }
  5564. /*
  5565. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  5566. * @vdev_hdl: virtual device object
  5567. * @val: value to be set
  5568. *
  5569. * Return: void
  5570. */
  5571. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  5572. {
  5573. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5574. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5575. FL("val %d"), val);
  5576. vdev->mesh_rx_filter = val;
  5577. }
  5578. #endif
  5579. /*
  5580. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  5581. * Current scope is bar received count
  5582. *
  5583. * @pdev_handle: DP_PDEV handle
  5584. *
  5585. * Return: void
  5586. */
  5587. #define STATS_PROC_TIMEOUT (HZ/1000)
  5588. static void
  5589. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  5590. {
  5591. struct dp_vdev *vdev;
  5592. struct dp_peer *peer;
  5593. uint32_t waitcnt;
  5594. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5595. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5596. if (!peer) {
  5597. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5598. FL("DP Invalid Peer refernce"));
  5599. return;
  5600. }
  5601. if (peer->delete_in_progress) {
  5602. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5603. FL("DP Peer deletion in progress"));
  5604. continue;
  5605. }
  5606. qdf_atomic_inc(&peer->ref_cnt);
  5607. waitcnt = 0;
  5608. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  5609. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  5610. && waitcnt < 10) {
  5611. schedule_timeout_interruptible(
  5612. STATS_PROC_TIMEOUT);
  5613. waitcnt++;
  5614. }
  5615. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  5616. dp_peer_unref_delete(peer);
  5617. }
  5618. }
  5619. }
  5620. /**
  5621. * dp_rx_bar_stats_cb(): BAR received stats callback
  5622. * @soc: SOC handle
  5623. * @cb_ctxt: Call back context
  5624. * @reo_status: Reo status
  5625. *
  5626. * return: void
  5627. */
  5628. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  5629. union hal_reo_status *reo_status)
  5630. {
  5631. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  5632. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  5633. if (!qdf_atomic_read(&soc->cmn_init_done))
  5634. return;
  5635. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  5636. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  5637. queue_status->header.status);
  5638. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5639. return;
  5640. }
  5641. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  5642. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5643. }
  5644. /**
  5645. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  5646. * @vdev: DP VDEV handle
  5647. *
  5648. * return: void
  5649. */
  5650. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  5651. struct cdp_vdev_stats *vdev_stats)
  5652. {
  5653. struct dp_peer *peer = NULL;
  5654. struct dp_soc *soc = NULL;
  5655. if (!vdev || !vdev->pdev)
  5656. return;
  5657. soc = vdev->pdev->soc;
  5658. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  5659. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  5660. dp_update_vdev_stats(vdev_stats, peer);
  5661. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5662. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5663. vdev_stats, vdev->vdev_id,
  5664. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5665. #endif
  5666. }
  5667. /**
  5668. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  5669. * @pdev: DP PDEV handle
  5670. *
  5671. * return: void
  5672. */
  5673. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  5674. {
  5675. struct dp_vdev *vdev = NULL;
  5676. struct dp_soc *soc;
  5677. struct cdp_vdev_stats *vdev_stats =
  5678. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5679. if (!vdev_stats) {
  5680. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5681. "DP alloc failure - unable to get alloc vdev stats");
  5682. return;
  5683. }
  5684. qdf_mem_zero(&pdev->stats.tx, sizeof(pdev->stats.tx));
  5685. qdf_mem_zero(&pdev->stats.rx, sizeof(pdev->stats.rx));
  5686. qdf_mem_zero(&pdev->stats.tx_i, sizeof(pdev->stats.tx_i));
  5687. if (pdev->mcopy_mode)
  5688. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  5689. soc = pdev->soc;
  5690. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5691. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  5692. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5693. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5694. dp_update_pdev_stats(pdev, vdev_stats);
  5695. dp_update_pdev_ingress_stats(pdev, vdev);
  5696. }
  5697. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5698. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5699. qdf_mem_free(vdev_stats);
  5700. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5701. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  5702. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  5703. #endif
  5704. }
  5705. /**
  5706. * dp_vdev_getstats() - get vdev packet level stats
  5707. * @vdev_handle: Datapath VDEV handle
  5708. * @stats: cdp network device stats structure
  5709. *
  5710. * Return: void
  5711. */
  5712. static void dp_vdev_getstats(void *vdev_handle,
  5713. struct cdp_dev_stats *stats)
  5714. {
  5715. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5716. struct dp_pdev *pdev;
  5717. struct dp_soc *soc;
  5718. struct cdp_vdev_stats *vdev_stats;
  5719. if (!vdev)
  5720. return;
  5721. pdev = vdev->pdev;
  5722. if (!pdev)
  5723. return;
  5724. soc = pdev->soc;
  5725. vdev_stats = qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5726. if (!vdev_stats) {
  5727. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5728. "DP alloc failure - unable to get alloc vdev stats");
  5729. return;
  5730. }
  5731. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5732. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5733. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5734. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  5735. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  5736. stats->tx_errors = vdev_stats->tx.tx_failed +
  5737. vdev_stats->tx_i.dropped.dropped_pkt.num;
  5738. stats->tx_dropped = stats->tx_errors;
  5739. stats->rx_packets = vdev_stats->rx.unicast.num +
  5740. vdev_stats->rx.multicast.num +
  5741. vdev_stats->rx.bcast.num;
  5742. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  5743. vdev_stats->rx.multicast.bytes +
  5744. vdev_stats->rx.bcast.bytes;
  5745. qdf_mem_free(vdev_stats);
  5746. }
  5747. /**
  5748. * dp_pdev_getstats() - get pdev packet level stats
  5749. * @pdev_handle: Datapath PDEV handle
  5750. * @stats: cdp network device stats structure
  5751. *
  5752. * Return: void
  5753. */
  5754. static void dp_pdev_getstats(void *pdev_handle,
  5755. struct cdp_dev_stats *stats)
  5756. {
  5757. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5758. dp_aggregate_pdev_stats(pdev);
  5759. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  5760. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  5761. stats->tx_errors = pdev->stats.tx.tx_failed +
  5762. pdev->stats.tx_i.dropped.dropped_pkt.num;
  5763. stats->tx_dropped = stats->tx_errors;
  5764. stats->rx_packets = pdev->stats.rx.unicast.num +
  5765. pdev->stats.rx.multicast.num +
  5766. pdev->stats.rx.bcast.num;
  5767. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  5768. pdev->stats.rx.multicast.bytes +
  5769. pdev->stats.rx.bcast.bytes;
  5770. }
  5771. /**
  5772. * dp_get_device_stats() - get interface level packet stats
  5773. * @handle: device handle
  5774. * @stats: cdp network device stats structure
  5775. * @type: device type pdev/vdev
  5776. *
  5777. * Return: void
  5778. */
  5779. static void dp_get_device_stats(void *handle,
  5780. struct cdp_dev_stats *stats, uint8_t type)
  5781. {
  5782. switch (type) {
  5783. case UPDATE_VDEV_STATS:
  5784. dp_vdev_getstats(handle, stats);
  5785. break;
  5786. case UPDATE_PDEV_STATS:
  5787. dp_pdev_getstats(handle, stats);
  5788. break;
  5789. default:
  5790. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5791. "apstats cannot be updated for this input "
  5792. "type %d", type);
  5793. break;
  5794. }
  5795. }
  5796. /**
  5797. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  5798. * @pdev: DP_PDEV Handle
  5799. *
  5800. * Return:void
  5801. */
  5802. static inline void
  5803. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  5804. {
  5805. uint8_t i = 0, index = 0;
  5806. DP_PRINT_STATS("PDEV Tx Stats:\n");
  5807. DP_PRINT_STATS("Received From Stack:");
  5808. DP_PRINT_STATS(" Packets = %d",
  5809. pdev->stats.tx_i.rcvd.num);
  5810. DP_PRINT_STATS(" Bytes = %llu",
  5811. pdev->stats.tx_i.rcvd.bytes);
  5812. DP_PRINT_STATS("Processed:");
  5813. DP_PRINT_STATS(" Packets = %d",
  5814. pdev->stats.tx_i.processed.num);
  5815. DP_PRINT_STATS(" Bytes = %llu",
  5816. pdev->stats.tx_i.processed.bytes);
  5817. DP_PRINT_STATS("Total Completions:");
  5818. DP_PRINT_STATS(" Packets = %u",
  5819. pdev->stats.tx.comp_pkt.num);
  5820. DP_PRINT_STATS(" Bytes = %llu",
  5821. pdev->stats.tx.comp_pkt.bytes);
  5822. DP_PRINT_STATS("Successful Completions:");
  5823. DP_PRINT_STATS(" Packets = %u",
  5824. pdev->stats.tx.tx_success.num);
  5825. DP_PRINT_STATS(" Bytes = %llu",
  5826. pdev->stats.tx.tx_success.bytes);
  5827. DP_PRINT_STATS("Dropped:");
  5828. DP_PRINT_STATS(" Total = %d",
  5829. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5830. DP_PRINT_STATS(" Dma_map_error = %d",
  5831. pdev->stats.tx_i.dropped.dma_error);
  5832. DP_PRINT_STATS(" Ring Full = %d",
  5833. pdev->stats.tx_i.dropped.ring_full);
  5834. DP_PRINT_STATS(" Descriptor Not available = %d",
  5835. pdev->stats.tx_i.dropped.desc_na.num);
  5836. DP_PRINT_STATS(" HW enqueue failed= %d",
  5837. pdev->stats.tx_i.dropped.enqueue_fail);
  5838. DP_PRINT_STATS(" Resources Full = %d",
  5839. pdev->stats.tx_i.dropped.res_full);
  5840. DP_PRINT_STATS(" FW removed Pkts = %u",
  5841. pdev->stats.tx.dropped.fw_rem.num);
  5842. DP_PRINT_STATS(" FW removed bytes= %llu",
  5843. pdev->stats.tx.dropped.fw_rem.bytes);
  5844. DP_PRINT_STATS(" FW removed transmitted = %d",
  5845. pdev->stats.tx.dropped.fw_rem_tx);
  5846. DP_PRINT_STATS(" FW removed untransmitted = %d",
  5847. pdev->stats.tx.dropped.fw_rem_notx);
  5848. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  5849. pdev->stats.tx.dropped.fw_reason1);
  5850. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  5851. pdev->stats.tx.dropped.fw_reason2);
  5852. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  5853. pdev->stats.tx.dropped.fw_reason3);
  5854. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  5855. pdev->stats.tx.dropped.age_out);
  5856. DP_PRINT_STATS(" headroom insufficient = %d",
  5857. pdev->stats.tx_i.dropped.headroom_insufficient);
  5858. DP_PRINT_STATS(" Multicast:");
  5859. DP_PRINT_STATS(" Packets: %u",
  5860. pdev->stats.tx.mcast.num);
  5861. DP_PRINT_STATS(" Bytes: %llu",
  5862. pdev->stats.tx.mcast.bytes);
  5863. DP_PRINT_STATS("Scatter Gather:");
  5864. DP_PRINT_STATS(" Packets = %d",
  5865. pdev->stats.tx_i.sg.sg_pkt.num);
  5866. DP_PRINT_STATS(" Bytes = %llu",
  5867. pdev->stats.tx_i.sg.sg_pkt.bytes);
  5868. DP_PRINT_STATS(" Dropped By Host = %d",
  5869. pdev->stats.tx_i.sg.dropped_host.num);
  5870. DP_PRINT_STATS(" Dropped By Target = %d",
  5871. pdev->stats.tx_i.sg.dropped_target);
  5872. DP_PRINT_STATS("TSO:");
  5873. DP_PRINT_STATS(" Number of Segments = %d",
  5874. pdev->stats.tx_i.tso.num_seg);
  5875. DP_PRINT_STATS(" Packets = %d",
  5876. pdev->stats.tx_i.tso.tso_pkt.num);
  5877. DP_PRINT_STATS(" Bytes = %llu",
  5878. pdev->stats.tx_i.tso.tso_pkt.bytes);
  5879. DP_PRINT_STATS(" Dropped By Host = %d",
  5880. pdev->stats.tx_i.tso.dropped_host.num);
  5881. DP_PRINT_STATS("Mcast Enhancement:");
  5882. DP_PRINT_STATS(" Packets = %d",
  5883. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  5884. DP_PRINT_STATS(" Bytes = %llu",
  5885. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  5886. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  5887. pdev->stats.tx_i.mcast_en.dropped_map_error);
  5888. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  5889. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  5890. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  5891. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  5892. DP_PRINT_STATS(" Unicast sent = %d",
  5893. pdev->stats.tx_i.mcast_en.ucast);
  5894. DP_PRINT_STATS("Raw:");
  5895. DP_PRINT_STATS(" Packets = %d",
  5896. pdev->stats.tx_i.raw.raw_pkt.num);
  5897. DP_PRINT_STATS(" Bytes = %llu",
  5898. pdev->stats.tx_i.raw.raw_pkt.bytes);
  5899. DP_PRINT_STATS(" DMA map error = %d",
  5900. pdev->stats.tx_i.raw.dma_map_error);
  5901. DP_PRINT_STATS("Reinjected:");
  5902. DP_PRINT_STATS(" Packets = %d",
  5903. pdev->stats.tx_i.reinject_pkts.num);
  5904. DP_PRINT_STATS(" Bytes = %llu\n",
  5905. pdev->stats.tx_i.reinject_pkts.bytes);
  5906. DP_PRINT_STATS("Inspected:");
  5907. DP_PRINT_STATS(" Packets = %d",
  5908. pdev->stats.tx_i.inspect_pkts.num);
  5909. DP_PRINT_STATS(" Bytes = %llu",
  5910. pdev->stats.tx_i.inspect_pkts.bytes);
  5911. DP_PRINT_STATS("Nawds Multicast:");
  5912. DP_PRINT_STATS(" Packets = %d",
  5913. pdev->stats.tx_i.nawds_mcast.num);
  5914. DP_PRINT_STATS(" Bytes = %llu",
  5915. pdev->stats.tx_i.nawds_mcast.bytes);
  5916. DP_PRINT_STATS("CCE Classified:");
  5917. DP_PRINT_STATS(" CCE Classified Packets: %u",
  5918. pdev->stats.tx_i.cce_classified);
  5919. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  5920. pdev->stats.tx_i.cce_classified_raw);
  5921. DP_PRINT_STATS("Mesh stats:");
  5922. DP_PRINT_STATS(" frames to firmware: %u",
  5923. pdev->stats.tx_i.mesh.exception_fw);
  5924. DP_PRINT_STATS(" completions from fw: %u",
  5925. pdev->stats.tx_i.mesh.completion_fw);
  5926. DP_PRINT_STATS("PPDU stats counter");
  5927. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  5928. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  5929. pdev->stats.ppdu_stats_counter[index]);
  5930. }
  5931. for (i = 0; i < CDP_WDI_NUM_EVENTS; i++) {
  5932. if (!pdev->stats.wdi_event[i])
  5933. DP_PRINT_STATS("Wdi msgs received from fw[%d]:%d",
  5934. i, pdev->stats.wdi_event[i]);
  5935. }
  5936. }
  5937. /**
  5938. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  5939. * @pdev: DP_PDEV Handle
  5940. *
  5941. * Return: void
  5942. */
  5943. static inline void
  5944. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5945. {
  5946. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5947. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5948. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5949. pdev->stats.rx.rcvd_reo[0].num,
  5950. pdev->stats.rx.rcvd_reo[1].num,
  5951. pdev->stats.rx.rcvd_reo[2].num,
  5952. pdev->stats.rx.rcvd_reo[3].num);
  5953. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5954. pdev->stats.rx.rcvd_reo[0].bytes,
  5955. pdev->stats.rx.rcvd_reo[1].bytes,
  5956. pdev->stats.rx.rcvd_reo[2].bytes,
  5957. pdev->stats.rx.rcvd_reo[3].bytes);
  5958. DP_PRINT_STATS("Replenished:");
  5959. DP_PRINT_STATS(" Packets = %d",
  5960. pdev->stats.replenish.pkts.num);
  5961. DP_PRINT_STATS(" Bytes = %llu",
  5962. pdev->stats.replenish.pkts.bytes);
  5963. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5964. pdev->stats.buf_freelist);
  5965. DP_PRINT_STATS(" Low threshold intr = %d",
  5966. pdev->stats.replenish.low_thresh_intrs);
  5967. DP_PRINT_STATS("Dropped:");
  5968. DP_PRINT_STATS(" msdu_not_done = %d",
  5969. pdev->stats.dropped.msdu_not_done);
  5970. DP_PRINT_STATS(" wifi parse = %d",
  5971. pdev->stats.dropped.wifi_parse);
  5972. DP_PRINT_STATS(" mon_rx_drop = %d",
  5973. pdev->stats.dropped.mon_rx_drop);
  5974. DP_PRINT_STATS(" mec_drop = %d",
  5975. pdev->stats.rx.mec_drop.num);
  5976. DP_PRINT_STATS(" Bytes = %llu",
  5977. pdev->stats.rx.mec_drop.bytes);
  5978. DP_PRINT_STATS("Sent To Stack:");
  5979. DP_PRINT_STATS(" Packets = %d",
  5980. pdev->stats.rx.to_stack.num);
  5981. DP_PRINT_STATS(" Bytes = %llu",
  5982. pdev->stats.rx.to_stack.bytes);
  5983. DP_PRINT_STATS(" vlan_tag_stp_cnt = %d",
  5984. pdev->stats.vlan_tag_stp_cnt);
  5985. DP_PRINT_STATS("Multicast/Broadcast:");
  5986. DP_PRINT_STATS(" Packets = %d",
  5987. pdev->stats.rx.multicast.num);
  5988. DP_PRINT_STATS(" Bytes = %llu",
  5989. pdev->stats.rx.multicast.bytes);
  5990. DP_PRINT_STATS("Errors:");
  5991. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5992. pdev->stats.replenish.rxdma_err);
  5993. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5994. pdev->stats.err.desc_alloc_fail);
  5995. DP_PRINT_STATS(" IP checksum error = %d",
  5996. pdev->stats.err.ip_csum_err);
  5997. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5998. pdev->stats.err.tcp_udp_csum_err);
  5999. /* Get bar_recv_cnt */
  6000. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  6001. DP_PRINT_STATS("BAR Received Count: = %d",
  6002. pdev->stats.rx.bar_recv_cnt);
  6003. }
  6004. /**
  6005. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  6006. * @pdev: DP_PDEV Handle
  6007. *
  6008. * Return: void
  6009. */
  6010. static inline void
  6011. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  6012. {
  6013. struct cdp_pdev_mon_stats *rx_mon_stats;
  6014. rx_mon_stats = &pdev->rx_mon_stats;
  6015. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  6016. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  6017. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  6018. rx_mon_stats->status_ppdu_done);
  6019. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  6020. rx_mon_stats->dest_ppdu_done);
  6021. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  6022. rx_mon_stats->dest_mpdu_done);
  6023. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  6024. rx_mon_stats->dest_mpdu_drop);
  6025. DP_PRINT_STATS("dup_mon_linkdesc_cnt = %d",
  6026. rx_mon_stats->dup_mon_linkdesc_cnt);
  6027. DP_PRINT_STATS("dup_mon_buf_cnt = %d",
  6028. rx_mon_stats->dup_mon_buf_cnt);
  6029. }
  6030. /**
  6031. * dp_print_soc_tx_stats(): Print SOC level stats
  6032. * @soc DP_SOC Handle
  6033. *
  6034. * Return: void
  6035. */
  6036. static inline void
  6037. dp_print_soc_tx_stats(struct dp_soc *soc)
  6038. {
  6039. uint8_t desc_pool_id;
  6040. soc->stats.tx.desc_in_use = 0;
  6041. DP_PRINT_STATS("SOC Tx Stats:\n");
  6042. for (desc_pool_id = 0;
  6043. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  6044. desc_pool_id++)
  6045. soc->stats.tx.desc_in_use +=
  6046. soc->tx_desc[desc_pool_id].num_allocated;
  6047. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  6048. soc->stats.tx.desc_in_use);
  6049. DP_PRINT_STATS("Tx Invalid peer:");
  6050. DP_PRINT_STATS(" Packets = %d",
  6051. soc->stats.tx.tx_invalid_peer.num);
  6052. DP_PRINT_STATS(" Bytes = %llu",
  6053. soc->stats.tx.tx_invalid_peer.bytes);
  6054. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  6055. soc->stats.tx.tcl_ring_full[0],
  6056. soc->stats.tx.tcl_ring_full[1],
  6057. soc->stats.tx.tcl_ring_full[2]);
  6058. }
  6059. /**
  6060. * dp_print_soc_rx_stats: Print SOC level Rx stats
  6061. * @soc: DP_SOC Handle
  6062. *
  6063. * Return:void
  6064. */
  6065. static inline void
  6066. dp_print_soc_rx_stats(struct dp_soc *soc)
  6067. {
  6068. uint32_t i;
  6069. char reo_error[DP_REO_ERR_LENGTH];
  6070. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  6071. uint8_t index = 0;
  6072. DP_PRINT_STATS("No of AST Entries = %d", soc->num_ast_entries);
  6073. DP_PRINT_STATS("SOC Rx Stats:\n");
  6074. DP_PRINT_STATS("Fragmented packets: %u",
  6075. soc->stats.rx.rx_frags);
  6076. DP_PRINT_STATS("Reo reinjected packets: %u",
  6077. soc->stats.rx.reo_reinject);
  6078. DP_PRINT_STATS("Errors:\n");
  6079. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  6080. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  6081. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  6082. DP_PRINT_STATS("Invalid RBM = %d",
  6083. soc->stats.rx.err.invalid_rbm);
  6084. DP_PRINT_STATS("Invalid Vdev = %d",
  6085. soc->stats.rx.err.invalid_vdev);
  6086. DP_PRINT_STATS("Invalid sa_idx or da_idx = %d",
  6087. soc->stats.rx.err.invalid_sa_da_idx);
  6088. DP_PRINT_STATS("Invalid Pdev = %d",
  6089. soc->stats.rx.err.invalid_pdev);
  6090. DP_PRINT_STATS("Invalid Peer = %d",
  6091. soc->stats.rx.err.rx_invalid_peer.num);
  6092. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  6093. soc->stats.rx.err.hal_ring_access_fail);
  6094. DP_PRINT_STATS("MSDU Done failures = %d",
  6095. soc->stats.rx.err.msdu_done_fail);
  6096. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  6097. DP_PRINT_STATS("RX frag wait: %d", soc->stats.rx.rx_frag_wait);
  6098. DP_PRINT_STATS("RX frag err: %d", soc->stats.rx.rx_frag_err);
  6099. DP_PRINT_STATS("RX HP out_of_sync: %d", soc->stats.rx.hp_oos);
  6100. DP_PRINT_STATS("RX DESC invalid magic: %u",
  6101. soc->stats.rx.err.rx_desc_invalid_magic);
  6102. DP_PRINT_STATS("RX DUP DESC: %d",
  6103. soc->stats.rx.err.hal_reo_dest_dup);
  6104. DP_PRINT_STATS("RX REL DUP DESC: %d",
  6105. soc->stats.rx.err.hal_wbm_rel_dup);
  6106. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  6107. index += qdf_snprint(&rxdma_error[index],
  6108. DP_RXDMA_ERR_LENGTH - index,
  6109. " %d", soc->stats.rx.err.rxdma_error[i]);
  6110. }
  6111. DP_PRINT_STATS("RXDMA Error (0-31):%s", rxdma_error);
  6112. index = 0;
  6113. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  6114. index += qdf_snprint(&reo_error[index],
  6115. DP_REO_ERR_LENGTH - index,
  6116. " %d", soc->stats.rx.err.reo_error[i]);
  6117. }
  6118. DP_PRINT_STATS("REO Error(0-14):%s", reo_error);
  6119. }
  6120. /**
  6121. * dp_srng_get_str_from_ring_type() - Return string name for a ring
  6122. * @ring_type: Ring
  6123. *
  6124. * Return: char const pointer
  6125. */
  6126. static inline const
  6127. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  6128. {
  6129. switch (ring_type) {
  6130. case REO_DST:
  6131. return "Reo_dst";
  6132. case REO_EXCEPTION:
  6133. return "Reo_exception";
  6134. case REO_CMD:
  6135. return "Reo_cmd";
  6136. case REO_REINJECT:
  6137. return "Reo_reinject";
  6138. case REO_STATUS:
  6139. return "Reo_status";
  6140. case WBM2SW_RELEASE:
  6141. return "wbm2sw_release";
  6142. case TCL_DATA:
  6143. return "tcl_data";
  6144. case TCL_CMD:
  6145. return "tcl_cmd";
  6146. case TCL_STATUS:
  6147. return "tcl_status";
  6148. case SW2WBM_RELEASE:
  6149. return "sw2wbm_release";
  6150. case RXDMA_BUF:
  6151. return "Rxdma_buf";
  6152. case RXDMA_DST:
  6153. return "Rxdma_dst";
  6154. case RXDMA_MONITOR_BUF:
  6155. return "Rxdma_monitor_buf";
  6156. case RXDMA_MONITOR_DESC:
  6157. return "Rxdma_monitor_desc";
  6158. case RXDMA_MONITOR_STATUS:
  6159. return "Rxdma_monitor_status";
  6160. default:
  6161. dp_err("Invalid ring type");
  6162. break;
  6163. }
  6164. return "Invalid";
  6165. }
  6166. /**
  6167. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  6168. * @soc: DP_SOC handle
  6169. * @srng: DP_SRNG handle
  6170. * @ring_name: SRNG name
  6171. * @ring_type: srng src/dst ring
  6172. *
  6173. * Return: void
  6174. */
  6175. static void
  6176. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  6177. enum hal_ring_type ring_type)
  6178. {
  6179. uint32_t tailp;
  6180. uint32_t headp;
  6181. int32_t hw_headp = -1;
  6182. int32_t hw_tailp = -1;
  6183. const char *ring_name;
  6184. struct hal_soc *hal_soc;
  6185. if (soc && srng && srng->hal_srng) {
  6186. hal_soc = (struct hal_soc *)soc->hal_soc;
  6187. ring_name = dp_srng_get_str_from_hal_ring_type(ring_type);
  6188. hal_get_sw_hptp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  6189. DP_PRINT_STATS("%s:SW:Head pointer = %d Tail Pointer = %d\n",
  6190. ring_name, headp, tailp);
  6191. hal_get_hw_hptp(soc->hal_soc, srng->hal_srng, &hw_headp,
  6192. &hw_tailp, ring_type);
  6193. DP_PRINT_STATS("%s:HW:Head pointer = %d Tail Pointer = %d\n",
  6194. ring_name, hw_headp, hw_tailp);
  6195. }
  6196. }
  6197. /*
  6198. * dp_print_napi_stats(): NAPI stats
  6199. * @soc - soc handle
  6200. */
  6201. static void dp_print_napi_stats(struct dp_soc *soc)
  6202. {
  6203. hif_print_napi_stats(soc->hif_handle);
  6204. }
  6205. /**
  6206. * dp_print_mon_ring_stats_from_hal() - Print stat for monitor rings based
  6207. * on target
  6208. * @pdev: physical device handle
  6209. * @mac_id: mac id
  6210. *
  6211. * Return: void
  6212. */
  6213. static inline
  6214. void dp_print_mon_ring_stat_from_hal(struct dp_pdev *pdev, uint8_t mac_id)
  6215. {
  6216. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable) {
  6217. dp_print_ring_stat_from_hal(pdev->soc,
  6218. &pdev->rxdma_mon_buf_ring[mac_id],
  6219. RXDMA_MONITOR_BUF);
  6220. dp_print_ring_stat_from_hal(pdev->soc,
  6221. &pdev->rxdma_mon_dst_ring[mac_id],
  6222. RXDMA_MONITOR_DST);
  6223. dp_print_ring_stat_from_hal(pdev->soc,
  6224. &pdev->rxdma_mon_desc_ring[mac_id],
  6225. RXDMA_MONITOR_DESC);
  6226. }
  6227. dp_print_ring_stat_from_hal(pdev->soc,
  6228. &pdev->rxdma_mon_status_ring[mac_id],
  6229. RXDMA_MONITOR_STATUS);
  6230. }
  6231. /**
  6232. * dp_print_ring_stats(): Print tail and head pointer
  6233. * @pdev: DP_PDEV handle
  6234. *
  6235. * Return:void
  6236. */
  6237. static inline void
  6238. dp_print_ring_stats(struct dp_pdev *pdev)
  6239. {
  6240. uint32_t i;
  6241. int mac_id;
  6242. dp_print_ring_stat_from_hal(pdev->soc,
  6243. &pdev->soc->reo_exception_ring,
  6244. REO_EXCEPTION);
  6245. dp_print_ring_stat_from_hal(pdev->soc,
  6246. &pdev->soc->reo_reinject_ring,
  6247. REO_REINJECT);
  6248. dp_print_ring_stat_from_hal(pdev->soc,
  6249. &pdev->soc->reo_cmd_ring,
  6250. REO_CMD);
  6251. dp_print_ring_stat_from_hal(pdev->soc,
  6252. &pdev->soc->reo_status_ring,
  6253. REO_STATUS);
  6254. dp_print_ring_stat_from_hal(pdev->soc,
  6255. &pdev->soc->rx_rel_ring,
  6256. WBM2SW_RELEASE);
  6257. dp_print_ring_stat_from_hal(pdev->soc,
  6258. &pdev->soc->tcl_cmd_ring,
  6259. TCL_CMD);
  6260. dp_print_ring_stat_from_hal(pdev->soc,
  6261. &pdev->soc->tcl_status_ring,
  6262. TCL_STATUS);
  6263. dp_print_ring_stat_from_hal(pdev->soc,
  6264. &pdev->soc->wbm_desc_rel_ring,
  6265. SW2WBM_RELEASE);
  6266. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  6267. dp_print_ring_stat_from_hal(pdev->soc,
  6268. &pdev->soc->reo_dest_ring[i],
  6269. REO_DST);
  6270. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++)
  6271. dp_print_ring_stat_from_hal(pdev->soc,
  6272. &pdev->soc->tcl_data_ring[i],
  6273. TCL_DATA);
  6274. for (i = 0; i < MAX_TCL_DATA_RINGS; i++)
  6275. dp_print_ring_stat_from_hal(pdev->soc,
  6276. &pdev->soc->tx_comp_ring[i],
  6277. WBM2SW_RELEASE);
  6278. dp_print_ring_stat_from_hal(pdev->soc,
  6279. &pdev->rx_refill_buf_ring,
  6280. RXDMA_BUF);
  6281. dp_print_ring_stat_from_hal(pdev->soc,
  6282. &pdev->rx_refill_buf_ring2,
  6283. RXDMA_BUF);
  6284. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  6285. dp_print_ring_stat_from_hal(pdev->soc,
  6286. &pdev->rx_mac_buf_ring[i],
  6287. RXDMA_BUF);
  6288. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++)
  6289. dp_print_mon_ring_stat_from_hal(pdev, mac_id);
  6290. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++)
  6291. dp_print_ring_stat_from_hal(pdev->soc,
  6292. &pdev->rxdma_err_dst_ring[i],
  6293. RXDMA_DST);
  6294. }
  6295. /**
  6296. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  6297. * @vdev: DP_VDEV handle
  6298. *
  6299. * Return:void
  6300. */
  6301. static inline void
  6302. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  6303. {
  6304. struct dp_peer *peer = NULL;
  6305. if (!vdev || !vdev->pdev)
  6306. return;
  6307. DP_STATS_CLR(vdev->pdev);
  6308. DP_STATS_CLR(vdev->pdev->soc);
  6309. DP_STATS_CLR(vdev);
  6310. hif_clear_napi_stats(vdev->pdev->soc->hif_handle);
  6311. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  6312. if (!peer)
  6313. return;
  6314. DP_STATS_CLR(peer);
  6315. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  6316. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  6317. &peer->stats, peer->peer_ids[0],
  6318. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  6319. #endif
  6320. }
  6321. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  6322. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  6323. &vdev->stats, vdev->vdev_id,
  6324. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  6325. #endif
  6326. }
  6327. /**
  6328. * dp_print_common_rates_info(): Print common rate for tx or rx
  6329. * @pkt_type_array: rate type array contains rate info
  6330. *
  6331. * Return:void
  6332. */
  6333. static inline void
  6334. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  6335. {
  6336. uint8_t mcs, pkt_type;
  6337. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  6338. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  6339. if (!dp_rate_string[pkt_type][mcs].valid)
  6340. continue;
  6341. DP_PRINT_STATS(" %s = %d",
  6342. dp_rate_string[pkt_type][mcs].mcs_type,
  6343. pkt_type_array[pkt_type].mcs_count[mcs]);
  6344. }
  6345. DP_PRINT_STATS("\n");
  6346. }
  6347. }
  6348. /**
  6349. * dp_print_rx_rates(): Print Rx rate stats
  6350. * @vdev: DP_VDEV handle
  6351. *
  6352. * Return:void
  6353. */
  6354. static inline void
  6355. dp_print_rx_rates(struct dp_vdev *vdev)
  6356. {
  6357. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6358. uint8_t i;
  6359. uint8_t index = 0;
  6360. char nss[DP_NSS_LENGTH];
  6361. DP_PRINT_STATS("Rx Rate Info:\n");
  6362. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  6363. index = 0;
  6364. for (i = 0; i < SS_COUNT; i++) {
  6365. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6366. " %d", pdev->stats.rx.nss[i]);
  6367. }
  6368. DP_PRINT_STATS("NSS(1-8) = %s",
  6369. nss);
  6370. DP_PRINT_STATS("SGI ="
  6371. " 0.8us %d,"
  6372. " 0.4us %d,"
  6373. " 1.6us %d,"
  6374. " 3.2us %d,",
  6375. pdev->stats.rx.sgi_count[0],
  6376. pdev->stats.rx.sgi_count[1],
  6377. pdev->stats.rx.sgi_count[2],
  6378. pdev->stats.rx.sgi_count[3]);
  6379. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  6380. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  6381. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  6382. DP_PRINT_STATS("Reception Type ="
  6383. " SU: %d,"
  6384. " MU_MIMO:%d,"
  6385. " MU_OFDMA:%d,"
  6386. " MU_OFDMA_MIMO:%d\n",
  6387. pdev->stats.rx.reception_type[0],
  6388. pdev->stats.rx.reception_type[1],
  6389. pdev->stats.rx.reception_type[2],
  6390. pdev->stats.rx.reception_type[3]);
  6391. DP_PRINT_STATS("Aggregation:\n");
  6392. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  6393. pdev->stats.rx.ampdu_cnt);
  6394. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  6395. pdev->stats.rx.non_ampdu_cnt);
  6396. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  6397. pdev->stats.rx.amsdu_cnt);
  6398. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  6399. pdev->stats.rx.non_amsdu_cnt);
  6400. }
  6401. /**
  6402. * dp_print_tx_rates(): Print tx rates
  6403. * @vdev: DP_VDEV handle
  6404. *
  6405. * Return:void
  6406. */
  6407. static inline void
  6408. dp_print_tx_rates(struct dp_vdev *vdev)
  6409. {
  6410. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6411. DP_PRINT_STATS("Tx Rate Info:\n");
  6412. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  6413. DP_PRINT_STATS("SGI ="
  6414. " 0.8us %d"
  6415. " 0.4us %d"
  6416. " 1.6us %d"
  6417. " 3.2us %d",
  6418. pdev->stats.tx.sgi_count[0],
  6419. pdev->stats.tx.sgi_count[1],
  6420. pdev->stats.tx.sgi_count[2],
  6421. pdev->stats.tx.sgi_count[3]);
  6422. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  6423. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  6424. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  6425. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  6426. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  6427. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  6428. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  6429. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  6430. DP_PRINT_STATS("Aggregation:\n");
  6431. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  6432. pdev->stats.tx.ampdu_cnt);
  6433. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  6434. pdev->stats.tx.non_ampdu_cnt);
  6435. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  6436. pdev->stats.tx.amsdu_cnt);
  6437. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  6438. pdev->stats.tx.non_amsdu_cnt);
  6439. }
  6440. /**
  6441. * dp_print_peer_stats():print peer stats
  6442. * @peer: DP_PEER handle
  6443. *
  6444. * return void
  6445. */
  6446. static inline void dp_print_peer_stats(struct dp_peer *peer)
  6447. {
  6448. uint8_t i;
  6449. uint32_t index;
  6450. uint32_t j;
  6451. char nss[DP_NSS_LENGTH];
  6452. char mu_group_id[DP_MU_GROUP_LENGTH];
  6453. DP_PRINT_STATS("Node Tx Stats:\n");
  6454. DP_PRINT_STATS("Total Packet Completions = %d",
  6455. peer->stats.tx.comp_pkt.num);
  6456. DP_PRINT_STATS("Total Bytes Completions = %llu",
  6457. peer->stats.tx.comp_pkt.bytes);
  6458. DP_PRINT_STATS("Success Packets = %d",
  6459. peer->stats.tx.tx_success.num);
  6460. DP_PRINT_STATS("Success Bytes = %llu",
  6461. peer->stats.tx.tx_success.bytes);
  6462. DP_PRINT_STATS("Unicast Success Packets = %d",
  6463. peer->stats.tx.ucast.num);
  6464. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  6465. peer->stats.tx.ucast.bytes);
  6466. DP_PRINT_STATS("Multicast Success Packets = %d",
  6467. peer->stats.tx.mcast.num);
  6468. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  6469. peer->stats.tx.mcast.bytes);
  6470. DP_PRINT_STATS("Broadcast Success Packets = %d",
  6471. peer->stats.tx.bcast.num);
  6472. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  6473. peer->stats.tx.bcast.bytes);
  6474. DP_PRINT_STATS("Packets Failed = %d",
  6475. peer->stats.tx.tx_failed);
  6476. DP_PRINT_STATS("Packets In OFDMA = %d",
  6477. peer->stats.tx.ofdma);
  6478. DP_PRINT_STATS("Packets In STBC = %d",
  6479. peer->stats.tx.stbc);
  6480. DP_PRINT_STATS("Packets In LDPC = %d",
  6481. peer->stats.tx.ldpc);
  6482. DP_PRINT_STATS("Packet Retries = %d",
  6483. peer->stats.tx.retries);
  6484. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  6485. peer->stats.tx.amsdu_cnt);
  6486. DP_PRINT_STATS("Msdu's As Part of Ampdu = %d",
  6487. peer->stats.tx.non_ampdu_cnt);
  6488. DP_PRINT_STATS("Msdu's As Ampdu = %d",
  6489. peer->stats.tx.ampdu_cnt);
  6490. DP_PRINT_STATS("Last Packet RSSI = %d",
  6491. peer->stats.tx.last_ack_rssi);
  6492. DP_PRINT_STATS("Dropped At FW: Removed Pkts = %u",
  6493. peer->stats.tx.dropped.fw_rem.num);
  6494. DP_PRINT_STATS("Dropped At FW: Removed bytes = %llu",
  6495. peer->stats.tx.dropped.fw_rem.bytes);
  6496. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  6497. peer->stats.tx.dropped.fw_rem_tx);
  6498. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  6499. peer->stats.tx.dropped.fw_rem_notx);
  6500. DP_PRINT_STATS("Dropped : Age Out = %d",
  6501. peer->stats.tx.dropped.age_out);
  6502. DP_PRINT_STATS("NAWDS : ");
  6503. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  6504. peer->stats.tx.nawds_mcast_drop);
  6505. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  6506. peer->stats.tx.nawds_mcast.num);
  6507. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  6508. peer->stats.tx.nawds_mcast.bytes);
  6509. DP_PRINT_STATS("Rate Info:");
  6510. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  6511. DP_PRINT_STATS("SGI = "
  6512. " 0.8us %d"
  6513. " 0.4us %d"
  6514. " 1.6us %d"
  6515. " 3.2us %d",
  6516. peer->stats.tx.sgi_count[0],
  6517. peer->stats.tx.sgi_count[1],
  6518. peer->stats.tx.sgi_count[2],
  6519. peer->stats.tx.sgi_count[3]);
  6520. DP_PRINT_STATS("Excess Retries per AC ");
  6521. DP_PRINT_STATS(" Best effort = %d",
  6522. peer->stats.tx.excess_retries_per_ac[0]);
  6523. DP_PRINT_STATS(" Background= %d",
  6524. peer->stats.tx.excess_retries_per_ac[1]);
  6525. DP_PRINT_STATS(" Video = %d",
  6526. peer->stats.tx.excess_retries_per_ac[2]);
  6527. DP_PRINT_STATS(" Voice = %d",
  6528. peer->stats.tx.excess_retries_per_ac[3]);
  6529. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  6530. peer->stats.tx.bw[0], peer->stats.tx.bw[1],
  6531. peer->stats.tx.bw[2], peer->stats.tx.bw[3]);
  6532. index = 0;
  6533. for (i = 0; i < SS_COUNT; i++) {
  6534. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6535. " %d", peer->stats.tx.nss[i]);
  6536. }
  6537. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  6538. DP_PRINT_STATS("Transmit Type :");
  6539. DP_PRINT_STATS("SU %d, MU_MIMO %d, MU_OFDMA %d, MU_MIMO_OFDMA %d",
  6540. peer->stats.tx.transmit_type[0],
  6541. peer->stats.tx.transmit_type[1],
  6542. peer->stats.tx.transmit_type[2],
  6543. peer->stats.tx.transmit_type[3]);
  6544. for (i = 0; i < MAX_MU_GROUP_ID;) {
  6545. index = 0;
  6546. for (j = 0; j < DP_MU_GROUP_SHOW && i < MAX_MU_GROUP_ID;
  6547. j++) {
  6548. index += qdf_snprint(&mu_group_id[index],
  6549. DP_MU_GROUP_LENGTH - index,
  6550. " %d",
  6551. peer->stats.tx.mu_group_id[i]);
  6552. i++;
  6553. }
  6554. DP_PRINT_STATS("User position list for GID %02d->%d: [%s]",
  6555. i - DP_MU_GROUP_SHOW, i - 1, mu_group_id);
  6556. }
  6557. DP_PRINT_STATS("Last Packet RU index [%d], Size [%d]",
  6558. peer->stats.tx.ru_start, peer->stats.tx.ru_tones);
  6559. DP_PRINT_STATS("RU Locations RU[26 52 106 242 484 996]:");
  6560. DP_PRINT_STATS("RU_26: %d", peer->stats.tx.ru_loc[0]);
  6561. DP_PRINT_STATS("RU 52: %d", peer->stats.tx.ru_loc[1]);
  6562. DP_PRINT_STATS("RU 106: %d", peer->stats.tx.ru_loc[2]);
  6563. DP_PRINT_STATS("RU 242: %d", peer->stats.tx.ru_loc[3]);
  6564. DP_PRINT_STATS("RU 484: %d", peer->stats.tx.ru_loc[4]);
  6565. DP_PRINT_STATS("RU 996: %d", peer->stats.tx.ru_loc[5]);
  6566. DP_PRINT_STATS("Aggregation:");
  6567. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  6568. peer->stats.tx.amsdu_cnt);
  6569. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  6570. peer->stats.tx.non_amsdu_cnt);
  6571. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  6572. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  6573. peer->stats.tx.tx_byte_rate);
  6574. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  6575. peer->stats.tx.tx_data_rate);
  6576. DP_PRINT_STATS("Node Rx Stats:");
  6577. DP_PRINT_STATS("Packets Sent To Stack = %d",
  6578. peer->stats.rx.to_stack.num);
  6579. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  6580. peer->stats.rx.to_stack.bytes);
  6581. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  6582. DP_PRINT_STATS("Ring Id = %d", i);
  6583. DP_PRINT_STATS(" Packets Received = %d",
  6584. peer->stats.rx.rcvd_reo[i].num);
  6585. DP_PRINT_STATS(" Bytes Received = %llu",
  6586. peer->stats.rx.rcvd_reo[i].bytes);
  6587. }
  6588. DP_PRINT_STATS("Multicast Packets Received = %d",
  6589. peer->stats.rx.multicast.num);
  6590. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  6591. peer->stats.rx.multicast.bytes);
  6592. DP_PRINT_STATS("Broadcast Packets Received = %d",
  6593. peer->stats.rx.bcast.num);
  6594. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  6595. peer->stats.rx.bcast.bytes);
  6596. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  6597. peer->stats.rx.intra_bss.pkts.num);
  6598. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  6599. peer->stats.rx.intra_bss.pkts.bytes);
  6600. DP_PRINT_STATS("Raw Packets Received = %d",
  6601. peer->stats.rx.raw.num);
  6602. DP_PRINT_STATS("Raw Bytes Received = %llu",
  6603. peer->stats.rx.raw.bytes);
  6604. DP_PRINT_STATS("Errors: MIC Errors = %d",
  6605. peer->stats.rx.err.mic_err);
  6606. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  6607. peer->stats.rx.err.decrypt_err);
  6608. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  6609. peer->stats.rx.non_ampdu_cnt);
  6610. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  6611. peer->stats.rx.ampdu_cnt);
  6612. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  6613. peer->stats.rx.non_amsdu_cnt);
  6614. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  6615. peer->stats.rx.amsdu_cnt);
  6616. DP_PRINT_STATS("NAWDS : ");
  6617. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  6618. peer->stats.rx.nawds_mcast_drop);
  6619. DP_PRINT_STATS("SGI ="
  6620. " 0.8us %d"
  6621. " 0.4us %d"
  6622. " 1.6us %d"
  6623. " 3.2us %d",
  6624. peer->stats.rx.sgi_count[0],
  6625. peer->stats.rx.sgi_count[1],
  6626. peer->stats.rx.sgi_count[2],
  6627. peer->stats.rx.sgi_count[3]);
  6628. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  6629. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  6630. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  6631. DP_PRINT_STATS("Reception Type ="
  6632. " SU %d,"
  6633. " MU_MIMO %d,"
  6634. " MU_OFDMA %d,"
  6635. " MU_OFDMA_MIMO %d",
  6636. peer->stats.rx.reception_type[0],
  6637. peer->stats.rx.reception_type[1],
  6638. peer->stats.rx.reception_type[2],
  6639. peer->stats.rx.reception_type[3]);
  6640. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  6641. index = 0;
  6642. for (i = 0; i < SS_COUNT; i++) {
  6643. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6644. " %d", peer->stats.rx.nss[i]);
  6645. }
  6646. DP_PRINT_STATS("NSS(1-8) = %s",
  6647. nss);
  6648. DP_PRINT_STATS("Aggregation:");
  6649. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  6650. peer->stats.rx.ampdu_cnt);
  6651. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  6652. peer->stats.rx.non_ampdu_cnt);
  6653. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  6654. peer->stats.rx.amsdu_cnt);
  6655. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  6656. peer->stats.rx.non_amsdu_cnt);
  6657. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  6658. DP_PRINT_STATS(" Bytes received in last sec: %d",
  6659. peer->stats.rx.rx_byte_rate);
  6660. DP_PRINT_STATS(" Data received in last sec: %d",
  6661. peer->stats.rx.rx_data_rate);
  6662. }
  6663. /*
  6664. * dp_get_host_peer_stats()- function to print peer stats
  6665. * @pdev_handle: DP_PDEV handle
  6666. * @mac_addr: mac address of the peer
  6667. *
  6668. * Return: void
  6669. */
  6670. static void
  6671. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  6672. {
  6673. struct dp_peer *peer;
  6674. uint8_t local_id;
  6675. if (!mac_addr) {
  6676. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6677. "Invalid MAC address\n");
  6678. return;
  6679. }
  6680. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  6681. &local_id);
  6682. if (!peer) {
  6683. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6684. "%s: Invalid peer\n", __func__);
  6685. return;
  6686. }
  6687. /* Making sure the peer is for the specific pdev */
  6688. if ((struct dp_pdev *)pdev_handle != peer->vdev->pdev) {
  6689. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6690. "%s: Peer is not for this pdev\n", __func__);
  6691. return;
  6692. }
  6693. dp_print_peer_stats(peer);
  6694. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  6695. }
  6696. /**
  6697. * dp_print_soc_cfg_params()- Dump soc wlan config parameters
  6698. * @soc_handle: Soc handle
  6699. *
  6700. * Return: void
  6701. */
  6702. static void
  6703. dp_print_soc_cfg_params(struct dp_soc *soc)
  6704. {
  6705. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  6706. uint8_t index = 0, i = 0;
  6707. char ring_mask[DP_MAX_INT_CONTEXTS_STRING_LENGTH];
  6708. int num_of_int_contexts;
  6709. if (!soc) {
  6710. dp_err("Context is null");
  6711. return;
  6712. }
  6713. soc_cfg_ctx = soc->wlan_cfg_ctx;
  6714. if (!soc_cfg_ctx) {
  6715. dp_err("Context is null");
  6716. return;
  6717. }
  6718. num_of_int_contexts =
  6719. wlan_cfg_get_num_contexts(soc_cfg_ctx);
  6720. DP_TRACE_STATS(DEBUG, "No. of interrupt contexts: %u",
  6721. soc_cfg_ctx->num_int_ctxts);
  6722. DP_TRACE_STATS(DEBUG, "Max clients: %u",
  6723. soc_cfg_ctx->max_clients);
  6724. DP_TRACE_STATS(DEBUG, "Max alloc size: %u ",
  6725. soc_cfg_ctx->max_alloc_size);
  6726. DP_TRACE_STATS(DEBUG, "Per pdev tx ring: %u ",
  6727. soc_cfg_ctx->per_pdev_tx_ring);
  6728. DP_TRACE_STATS(DEBUG, "Num tcl data rings: %u ",
  6729. soc_cfg_ctx->num_tcl_data_rings);
  6730. DP_TRACE_STATS(DEBUG, "Per pdev rx ring: %u ",
  6731. soc_cfg_ctx->per_pdev_rx_ring);
  6732. DP_TRACE_STATS(DEBUG, "Per pdev lmac ring: %u ",
  6733. soc_cfg_ctx->per_pdev_lmac_ring);
  6734. DP_TRACE_STATS(DEBUG, "Num of reo dest rings: %u ",
  6735. soc_cfg_ctx->num_reo_dest_rings);
  6736. DP_TRACE_STATS(DEBUG, "Num tx desc pool: %u ",
  6737. soc_cfg_ctx->num_tx_desc_pool);
  6738. DP_TRACE_STATS(DEBUG, "Num tx ext desc pool: %u ",
  6739. soc_cfg_ctx->num_tx_ext_desc_pool);
  6740. DP_TRACE_STATS(DEBUG, "Num tx desc: %u ",
  6741. soc_cfg_ctx->num_tx_desc);
  6742. DP_TRACE_STATS(DEBUG, "Num tx ext desc: %u ",
  6743. soc_cfg_ctx->num_tx_ext_desc);
  6744. DP_TRACE_STATS(DEBUG, "Htt packet type: %u ",
  6745. soc_cfg_ctx->htt_packet_type);
  6746. DP_TRACE_STATS(DEBUG, "Max peer_ids: %u ",
  6747. soc_cfg_ctx->max_peer_id);
  6748. DP_TRACE_STATS(DEBUG, "Tx ring size: %u ",
  6749. soc_cfg_ctx->tx_ring_size);
  6750. DP_TRACE_STATS(DEBUG, "Tx comp ring size: %u ",
  6751. soc_cfg_ctx->tx_comp_ring_size);
  6752. DP_TRACE_STATS(DEBUG, "Tx comp ring size nss: %u ",
  6753. soc_cfg_ctx->tx_comp_ring_size_nss);
  6754. DP_TRACE_STATS(DEBUG, "Int batch threshold tx: %u ",
  6755. soc_cfg_ctx->int_batch_threshold_tx);
  6756. DP_TRACE_STATS(DEBUG, "Int timer threshold tx: %u ",
  6757. soc_cfg_ctx->int_timer_threshold_tx);
  6758. DP_TRACE_STATS(DEBUG, "Int batch threshold rx: %u ",
  6759. soc_cfg_ctx->int_batch_threshold_rx);
  6760. DP_TRACE_STATS(DEBUG, "Int timer threshold rx: %u ",
  6761. soc_cfg_ctx->int_timer_threshold_rx);
  6762. DP_TRACE_STATS(DEBUG, "Int batch threshold other: %u ",
  6763. soc_cfg_ctx->int_batch_threshold_other);
  6764. DP_TRACE_STATS(DEBUG, "Int timer threshold other: %u ",
  6765. soc_cfg_ctx->int_timer_threshold_other);
  6766. for (i = 0; i < num_of_int_contexts; i++) {
  6767. index += qdf_snprint(&ring_mask[index],
  6768. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6769. " %d",
  6770. soc_cfg_ctx->int_tx_ring_mask[i]);
  6771. }
  6772. DP_TRACE_STATS(DEBUG, "Tx ring mask (0-%d):%s",
  6773. num_of_int_contexts, ring_mask);
  6774. index = 0;
  6775. for (i = 0; i < num_of_int_contexts; i++) {
  6776. index += qdf_snprint(&ring_mask[index],
  6777. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6778. " %d",
  6779. soc_cfg_ctx->int_rx_ring_mask[i]);
  6780. }
  6781. DP_TRACE_STATS(DEBUG, "Rx ring mask (0-%d):%s",
  6782. num_of_int_contexts, ring_mask);
  6783. index = 0;
  6784. for (i = 0; i < num_of_int_contexts; i++) {
  6785. index += qdf_snprint(&ring_mask[index],
  6786. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6787. " %d",
  6788. soc_cfg_ctx->int_rx_mon_ring_mask[i]);
  6789. }
  6790. DP_TRACE_STATS(DEBUG, "Rx mon ring mask (0-%d):%s",
  6791. num_of_int_contexts, ring_mask);
  6792. index = 0;
  6793. for (i = 0; i < num_of_int_contexts; i++) {
  6794. index += qdf_snprint(&ring_mask[index],
  6795. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6796. " %d",
  6797. soc_cfg_ctx->int_rx_err_ring_mask[i]);
  6798. }
  6799. DP_TRACE_STATS(DEBUG, "Rx err ring mask (0-%d):%s",
  6800. num_of_int_contexts, ring_mask);
  6801. index = 0;
  6802. for (i = 0; i < num_of_int_contexts; i++) {
  6803. index += qdf_snprint(&ring_mask[index],
  6804. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6805. " %d",
  6806. soc_cfg_ctx->int_rx_wbm_rel_ring_mask[i]);
  6807. }
  6808. DP_TRACE_STATS(DEBUG, "Rx wbm rel ring mask (0-%d):%s",
  6809. num_of_int_contexts, ring_mask);
  6810. index = 0;
  6811. for (i = 0; i < num_of_int_contexts; i++) {
  6812. index += qdf_snprint(&ring_mask[index],
  6813. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6814. " %d",
  6815. soc_cfg_ctx->int_reo_status_ring_mask[i]);
  6816. }
  6817. DP_TRACE_STATS(DEBUG, "Reo ring mask (0-%d):%s",
  6818. num_of_int_contexts, ring_mask);
  6819. index = 0;
  6820. for (i = 0; i < num_of_int_contexts; i++) {
  6821. index += qdf_snprint(&ring_mask[index],
  6822. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6823. " %d",
  6824. soc_cfg_ctx->int_rxdma2host_ring_mask[i]);
  6825. }
  6826. DP_TRACE_STATS(DEBUG, "Rxdma2host ring mask (0-%d):%s",
  6827. num_of_int_contexts, ring_mask);
  6828. index = 0;
  6829. for (i = 0; i < num_of_int_contexts; i++) {
  6830. index += qdf_snprint(&ring_mask[index],
  6831. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6832. " %d",
  6833. soc_cfg_ctx->int_host2rxdma_ring_mask[i]);
  6834. }
  6835. DP_TRACE_STATS(DEBUG, "Host2rxdma ring mask (0-%d):%s",
  6836. num_of_int_contexts, ring_mask);
  6837. DP_TRACE_STATS(DEBUG, "Rx hash: %u ",
  6838. soc_cfg_ctx->rx_hash);
  6839. DP_TRACE_STATS(DEBUG, "Tso enabled: %u ",
  6840. soc_cfg_ctx->tso_enabled);
  6841. DP_TRACE_STATS(DEBUG, "Lro enabled: %u ",
  6842. soc_cfg_ctx->lro_enabled);
  6843. DP_TRACE_STATS(DEBUG, "Sg enabled: %u ",
  6844. soc_cfg_ctx->sg_enabled);
  6845. DP_TRACE_STATS(DEBUG, "Gro enabled: %u ",
  6846. soc_cfg_ctx->gro_enabled);
  6847. DP_TRACE_STATS(DEBUG, "rawmode enabled: %u ",
  6848. soc_cfg_ctx->rawmode_enabled);
  6849. DP_TRACE_STATS(DEBUG, "peer flow ctrl enabled: %u ",
  6850. soc_cfg_ctx->peer_flow_ctrl_enabled);
  6851. DP_TRACE_STATS(DEBUG, "napi enabled: %u ",
  6852. soc_cfg_ctx->napi_enabled);
  6853. DP_TRACE_STATS(DEBUG, "Tcp Udp checksum offload: %u ",
  6854. soc_cfg_ctx->tcp_udp_checksumoffload);
  6855. DP_TRACE_STATS(DEBUG, "Defrag timeout check: %u ",
  6856. soc_cfg_ctx->defrag_timeout_check);
  6857. DP_TRACE_STATS(DEBUG, "Rx defrag min timeout: %u ",
  6858. soc_cfg_ctx->rx_defrag_min_timeout);
  6859. DP_TRACE_STATS(DEBUG, "WBM release ring: %u ",
  6860. soc_cfg_ctx->wbm_release_ring);
  6861. DP_TRACE_STATS(DEBUG, "TCL CMD ring: %u ",
  6862. soc_cfg_ctx->tcl_cmd_ring);
  6863. DP_TRACE_STATS(DEBUG, "TCL Status ring: %u ",
  6864. soc_cfg_ctx->tcl_status_ring);
  6865. DP_TRACE_STATS(DEBUG, "REO Reinject ring: %u ",
  6866. soc_cfg_ctx->reo_reinject_ring);
  6867. DP_TRACE_STATS(DEBUG, "RX release ring: %u ",
  6868. soc_cfg_ctx->rx_release_ring);
  6869. DP_TRACE_STATS(DEBUG, "REO Exception ring: %u ",
  6870. soc_cfg_ctx->reo_exception_ring);
  6871. DP_TRACE_STATS(DEBUG, "REO CMD ring: %u ",
  6872. soc_cfg_ctx->reo_cmd_ring);
  6873. DP_TRACE_STATS(DEBUG, "REO STATUS ring: %u ",
  6874. soc_cfg_ctx->reo_status_ring);
  6875. DP_TRACE_STATS(DEBUG, "RXDMA refill ring: %u ",
  6876. soc_cfg_ctx->rxdma_refill_ring);
  6877. DP_TRACE_STATS(DEBUG, "RXDMA err dst ring: %u ",
  6878. soc_cfg_ctx->rxdma_err_dst_ring);
  6879. }
  6880. /**
  6881. * dp_print_vdev_cfg_params() - Print the pdev cfg parameters
  6882. * @pdev_handle: DP pdev handle
  6883. *
  6884. * Return - void
  6885. */
  6886. static void
  6887. dp_print_pdev_cfg_params(struct dp_pdev *pdev)
  6888. {
  6889. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  6890. if (!pdev) {
  6891. dp_err("Context is null");
  6892. return;
  6893. }
  6894. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  6895. if (!pdev_cfg_ctx) {
  6896. dp_err("Context is null");
  6897. return;
  6898. }
  6899. DP_TRACE_STATS(DEBUG, "Rx dma buf ring size: %d ",
  6900. pdev_cfg_ctx->rx_dma_buf_ring_size);
  6901. DP_TRACE_STATS(DEBUG, "DMA Mon buf ring size: %d ",
  6902. pdev_cfg_ctx->dma_mon_buf_ring_size);
  6903. DP_TRACE_STATS(DEBUG, "DMA Mon dest ring size: %d ",
  6904. pdev_cfg_ctx->dma_mon_dest_ring_size);
  6905. DP_TRACE_STATS(DEBUG, "DMA Mon status ring size: %d ",
  6906. pdev_cfg_ctx->dma_mon_status_ring_size);
  6907. DP_TRACE_STATS(DEBUG, "Rxdma monitor desc ring: %d",
  6908. pdev_cfg_ctx->rxdma_monitor_desc_ring);
  6909. DP_TRACE_STATS(DEBUG, "Num mac rings: %d ",
  6910. pdev_cfg_ctx->num_mac_rings);
  6911. }
  6912. /**
  6913. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  6914. *
  6915. * Return: None
  6916. */
  6917. static void dp_txrx_stats_help(void)
  6918. {
  6919. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  6920. dp_info("stats_option:");
  6921. dp_info(" 1 -- HTT Tx Statistics");
  6922. dp_info(" 2 -- HTT Rx Statistics");
  6923. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  6924. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  6925. dp_info(" 5 -- HTT Error Statistics");
  6926. dp_info(" 6 -- HTT TQM Statistics");
  6927. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  6928. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  6929. dp_info(" 9 -- HTT Tx Rate Statistics");
  6930. dp_info(" 10 -- HTT Rx Rate Statistics");
  6931. dp_info(" 11 -- HTT Peer Statistics");
  6932. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  6933. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  6934. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  6935. dp_info(" 15 -- HTT SRNG Statistics");
  6936. dp_info(" 16 -- HTT SFM Info Statistics");
  6937. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  6938. dp_info(" 18 -- HTT Peer List Details");
  6939. dp_info(" 20 -- Clear Host Statistics");
  6940. dp_info(" 21 -- Host Rx Rate Statistics");
  6941. dp_info(" 22 -- Host Tx Rate Statistics");
  6942. dp_info(" 23 -- Host Tx Statistics");
  6943. dp_info(" 24 -- Host Rx Statistics");
  6944. dp_info(" 25 -- Host AST Statistics");
  6945. dp_info(" 26 -- Host SRNG PTR Statistics");
  6946. dp_info(" 27 -- Host Mon Statistics");
  6947. dp_info(" 28 -- Host REO Queue Statistics");
  6948. dp_info(" 29 -- Host Soc cfg param Statistics");
  6949. dp_info(" 30 -- Host pdev cfg param Statistics");
  6950. }
  6951. /**
  6952. * dp_print_host_stats()- Function to print the stats aggregated at host
  6953. * @vdev_handle: DP_VDEV handle
  6954. * @type: host stats type
  6955. *
  6956. * Return: 0 on success, print error message in case of failure
  6957. */
  6958. static int
  6959. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  6960. struct cdp_txrx_stats_req *req)
  6961. {
  6962. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6963. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6964. enum cdp_host_txrx_stats type =
  6965. dp_stats_mapping_table[req->stats][STATS_HOST];
  6966. dp_aggregate_pdev_stats(pdev);
  6967. switch (type) {
  6968. case TXRX_CLEAR_STATS:
  6969. dp_txrx_host_stats_clr(vdev);
  6970. break;
  6971. case TXRX_RX_RATE_STATS:
  6972. dp_print_rx_rates(vdev);
  6973. break;
  6974. case TXRX_TX_RATE_STATS:
  6975. dp_print_tx_rates(vdev);
  6976. break;
  6977. case TXRX_TX_HOST_STATS:
  6978. dp_print_pdev_tx_stats(pdev);
  6979. dp_print_soc_tx_stats(pdev->soc);
  6980. break;
  6981. case TXRX_RX_HOST_STATS:
  6982. dp_print_pdev_rx_stats(pdev);
  6983. dp_print_soc_rx_stats(pdev->soc);
  6984. break;
  6985. case TXRX_AST_STATS:
  6986. dp_print_ast_stats(pdev->soc);
  6987. dp_print_peer_table(vdev);
  6988. break;
  6989. case TXRX_SRNG_PTR_STATS:
  6990. dp_print_ring_stats(pdev);
  6991. break;
  6992. case TXRX_RX_MON_STATS:
  6993. dp_print_pdev_rx_mon_stats(pdev);
  6994. break;
  6995. case TXRX_REO_QUEUE_STATS:
  6996. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  6997. break;
  6998. case TXRX_SOC_CFG_PARAMS:
  6999. dp_print_soc_cfg_params(pdev->soc);
  7000. break;
  7001. case TXRX_PDEV_CFG_PARAMS:
  7002. dp_print_pdev_cfg_params(pdev);
  7003. break;
  7004. case TXRX_NAPI_STATS:
  7005. dp_print_napi_stats(pdev->soc);
  7006. break;
  7007. default:
  7008. dp_info("Wrong Input For TxRx Host Stats");
  7009. dp_txrx_stats_help();
  7010. break;
  7011. }
  7012. return 0;
  7013. }
  7014. /*
  7015. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  7016. * @pdev: DP_PDEV handle
  7017. *
  7018. * Return: void
  7019. */
  7020. static void
  7021. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  7022. {
  7023. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  7024. int mac_id;
  7025. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  7026. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  7027. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  7028. pdev->pdev_id);
  7029. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  7030. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  7031. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  7032. }
  7033. }
  7034. /*
  7035. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  7036. * @pdev: DP_PDEV handle
  7037. *
  7038. * Return: void
  7039. */
  7040. static void
  7041. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  7042. {
  7043. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  7044. int mac_id;
  7045. htt_tlv_filter.mpdu_start = 1;
  7046. htt_tlv_filter.msdu_start = 0;
  7047. htt_tlv_filter.packet = 0;
  7048. htt_tlv_filter.msdu_end = 0;
  7049. htt_tlv_filter.mpdu_end = 0;
  7050. htt_tlv_filter.attention = 0;
  7051. htt_tlv_filter.ppdu_start = 1;
  7052. htt_tlv_filter.ppdu_end = 1;
  7053. htt_tlv_filter.ppdu_end_user_stats = 1;
  7054. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7055. htt_tlv_filter.ppdu_end_status_done = 1;
  7056. htt_tlv_filter.enable_fp = 1;
  7057. htt_tlv_filter.enable_md = 0;
  7058. if (pdev->neighbour_peers_added &&
  7059. pdev->soc->hw_nac_monitor_support) {
  7060. htt_tlv_filter.enable_md = 1;
  7061. htt_tlv_filter.packet_header = 1;
  7062. }
  7063. if (pdev->mcopy_mode) {
  7064. htt_tlv_filter.packet_header = 1;
  7065. htt_tlv_filter.enable_mo = 1;
  7066. }
  7067. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7068. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7069. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7070. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7071. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7072. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7073. if (pdev->neighbour_peers_added &&
  7074. pdev->soc->hw_nac_monitor_support)
  7075. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  7076. htt_tlv_filter.offset_valid = false;
  7077. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  7078. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  7079. pdev->pdev_id);
  7080. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  7081. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  7082. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  7083. }
  7084. }
  7085. /*
  7086. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  7087. * modes are enabled or not.
  7088. * @dp_pdev: dp pdev handle.
  7089. *
  7090. * Return: bool
  7091. */
  7092. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  7093. {
  7094. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  7095. !pdev->mcopy_mode)
  7096. return true;
  7097. else
  7098. return false;
  7099. }
  7100. /*
  7101. *dp_set_bpr_enable() - API to enable/disable bpr feature
  7102. *@pdev_handle: DP_PDEV handle.
  7103. *@val: Provided value.
  7104. *
  7105. *Return: 0 for success. nonzero for failure.
  7106. */
  7107. static QDF_STATUS
  7108. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  7109. {
  7110. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7111. switch (val) {
  7112. case CDP_BPR_DISABLE:
  7113. pdev->bpr_enable = CDP_BPR_DISABLE;
  7114. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  7115. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  7116. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  7117. } else if (pdev->enhanced_stats_en &&
  7118. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  7119. !pdev->pktlog_ppdu_stats) {
  7120. dp_h2t_cfg_stats_msg_send(pdev,
  7121. DP_PPDU_STATS_CFG_ENH_STATS,
  7122. pdev->pdev_id);
  7123. }
  7124. break;
  7125. case CDP_BPR_ENABLE:
  7126. pdev->bpr_enable = CDP_BPR_ENABLE;
  7127. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  7128. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  7129. dp_h2t_cfg_stats_msg_send(pdev,
  7130. DP_PPDU_STATS_CFG_BPR,
  7131. pdev->pdev_id);
  7132. } else if (pdev->enhanced_stats_en &&
  7133. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  7134. !pdev->pktlog_ppdu_stats) {
  7135. dp_h2t_cfg_stats_msg_send(pdev,
  7136. DP_PPDU_STATS_CFG_BPR_ENH,
  7137. pdev->pdev_id);
  7138. } else if (pdev->pktlog_ppdu_stats) {
  7139. dp_h2t_cfg_stats_msg_send(pdev,
  7140. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  7141. pdev->pdev_id);
  7142. }
  7143. break;
  7144. default:
  7145. break;
  7146. }
  7147. return QDF_STATUS_SUCCESS;
  7148. }
  7149. /*
  7150. * dp_pdev_tid_stats_ingress_inc
  7151. * @pdev: pdev handle
  7152. * @val: increase in value
  7153. *
  7154. * Return: void
  7155. */
  7156. static void
  7157. dp_pdev_tid_stats_ingress_inc(struct cdp_pdev *pdev, uint32_t val)
  7158. {
  7159. struct dp_pdev *dp_pdev = (struct dp_pdev *)pdev;
  7160. dp_pdev->stats.tid_stats.ingress_stack += val;
  7161. }
  7162. /*
  7163. * dp_pdev_tid_stats_osif_drop
  7164. * @pdev: pdev handle
  7165. * @val: increase in value
  7166. *
  7167. * Return: void
  7168. */
  7169. static void
  7170. dp_pdev_tid_stats_osif_drop(struct cdp_pdev *pdev, uint32_t val)
  7171. {
  7172. struct dp_pdev *dp_pdev = (struct dp_pdev *)pdev;
  7173. dp_pdev->stats.tid_stats.osif_drop += val;
  7174. }
  7175. /*
  7176. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  7177. * @pdev_handle: DP_PDEV handle
  7178. * @val: user provided value
  7179. *
  7180. * Return: 0 for success. nonzero for failure.
  7181. */
  7182. static QDF_STATUS
  7183. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  7184. {
  7185. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7186. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7187. if (pdev->mcopy_mode)
  7188. dp_reset_monitor_mode(pdev_handle);
  7189. switch (val) {
  7190. case 0:
  7191. pdev->tx_sniffer_enable = 0;
  7192. pdev->mcopy_mode = 0;
  7193. pdev->monitor_configured = false;
  7194. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  7195. !pdev->bpr_enable) {
  7196. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  7197. dp_ppdu_ring_reset(pdev);
  7198. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  7199. dp_h2t_cfg_stats_msg_send(pdev,
  7200. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  7201. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  7202. dp_h2t_cfg_stats_msg_send(pdev,
  7203. DP_PPDU_STATS_CFG_BPR_ENH,
  7204. pdev->pdev_id);
  7205. } else {
  7206. dp_h2t_cfg_stats_msg_send(pdev,
  7207. DP_PPDU_STATS_CFG_BPR,
  7208. pdev->pdev_id);
  7209. }
  7210. break;
  7211. case 1:
  7212. pdev->tx_sniffer_enable = 1;
  7213. pdev->mcopy_mode = 0;
  7214. pdev->monitor_configured = false;
  7215. if (!pdev->pktlog_ppdu_stats)
  7216. dp_h2t_cfg_stats_msg_send(pdev,
  7217. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  7218. break;
  7219. case 2:
  7220. if (pdev->monitor_vdev) {
  7221. status = QDF_STATUS_E_RESOURCES;
  7222. break;
  7223. }
  7224. pdev->mcopy_mode = 1;
  7225. dp_pdev_configure_monitor_rings(pdev);
  7226. pdev->monitor_configured = true;
  7227. pdev->tx_sniffer_enable = 0;
  7228. if (!pdev->pktlog_ppdu_stats)
  7229. dp_h2t_cfg_stats_msg_send(pdev,
  7230. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  7231. break;
  7232. default:
  7233. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7234. "Invalid value");
  7235. break;
  7236. }
  7237. return status;
  7238. }
  7239. /*
  7240. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  7241. * @pdev_handle: DP_PDEV handle
  7242. *
  7243. * Return: void
  7244. */
  7245. static void
  7246. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  7247. {
  7248. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7249. if (pdev->enhanced_stats_en == 0)
  7250. dp_cal_client_timer_start(pdev->cal_client_ctx);
  7251. pdev->enhanced_stats_en = 1;
  7252. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  7253. !pdev->monitor_vdev)
  7254. dp_ppdu_ring_cfg(pdev);
  7255. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  7256. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  7257. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  7258. dp_h2t_cfg_stats_msg_send(pdev,
  7259. DP_PPDU_STATS_CFG_BPR_ENH,
  7260. pdev->pdev_id);
  7261. }
  7262. }
  7263. /*
  7264. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  7265. * @pdev_handle: DP_PDEV handle
  7266. *
  7267. * Return: void
  7268. */
  7269. static void
  7270. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  7271. {
  7272. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7273. if (pdev->enhanced_stats_en == 1)
  7274. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  7275. pdev->enhanced_stats_en = 0;
  7276. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  7277. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  7278. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  7279. dp_h2t_cfg_stats_msg_send(pdev,
  7280. DP_PPDU_STATS_CFG_BPR,
  7281. pdev->pdev_id);
  7282. }
  7283. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  7284. !pdev->monitor_vdev)
  7285. dp_ppdu_ring_reset(pdev);
  7286. }
  7287. /*
  7288. * dp_get_fw_peer_stats()- function to print peer stats
  7289. * @pdev_handle: DP_PDEV handle
  7290. * @mac_addr: mac address of the peer
  7291. * @cap: Type of htt stats requested
  7292. * @is_wait: if set, wait on completion from firmware response
  7293. *
  7294. * Currently Supporting only MAC ID based requests Only
  7295. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  7296. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  7297. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  7298. *
  7299. * Return: void
  7300. */
  7301. static void
  7302. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  7303. uint32_t cap, uint32_t is_wait)
  7304. {
  7305. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7306. int i;
  7307. uint32_t config_param0 = 0;
  7308. uint32_t config_param1 = 0;
  7309. uint32_t config_param2 = 0;
  7310. uint32_t config_param3 = 0;
  7311. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  7312. config_param0 |= (1 << (cap + 1));
  7313. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  7314. config_param1 |= (1 << i);
  7315. }
  7316. config_param2 |= (mac_addr[0] & 0x000000ff);
  7317. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  7318. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  7319. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  7320. config_param3 |= (mac_addr[4] & 0x000000ff);
  7321. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  7322. if (is_wait) {
  7323. qdf_event_reset(&pdev->fw_peer_stats_event);
  7324. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  7325. config_param0, config_param1,
  7326. config_param2, config_param3,
  7327. 0, 1, 0);
  7328. qdf_wait_single_event(&pdev->fw_peer_stats_event,
  7329. DP_FW_PEER_STATS_CMP_TIMEOUT_MSEC);
  7330. } else {
  7331. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  7332. config_param0, config_param1,
  7333. config_param2, config_param3,
  7334. 0, 0, 0);
  7335. }
  7336. }
  7337. /* This struct definition will be removed from here
  7338. * once it get added in FW headers*/
  7339. struct httstats_cmd_req {
  7340. uint32_t config_param0;
  7341. uint32_t config_param1;
  7342. uint32_t config_param2;
  7343. uint32_t config_param3;
  7344. int cookie;
  7345. u_int8_t stats_id;
  7346. };
  7347. /*
  7348. * dp_get_htt_stats: function to process the httstas request
  7349. * @pdev_handle: DP pdev handle
  7350. * @data: pointer to request data
  7351. * @data_len: length for request data
  7352. *
  7353. * return: void
  7354. */
  7355. static void
  7356. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  7357. {
  7358. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7359. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  7360. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  7361. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  7362. req->config_param0, req->config_param1,
  7363. req->config_param2, req->config_param3,
  7364. req->cookie, 0, 0);
  7365. }
  7366. /*
  7367. * dp_set_pdev_param: function to set parameters in pdev
  7368. * @pdev_handle: DP pdev handle
  7369. * @param: parameter type to be set
  7370. * @val: value of parameter to be set
  7371. *
  7372. * Return: 0 for success. nonzero for failure.
  7373. */
  7374. static QDF_STATUS dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  7375. enum cdp_pdev_param_type param,
  7376. uint8_t val)
  7377. {
  7378. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7379. switch (param) {
  7380. case CDP_CONFIG_DEBUG_SNIFFER:
  7381. return dp_config_debug_sniffer(pdev_handle, val);
  7382. case CDP_CONFIG_BPR_ENABLE:
  7383. return dp_set_bpr_enable(pdev_handle, val);
  7384. case CDP_CONFIG_PRIMARY_RADIO:
  7385. pdev->is_primary = val;
  7386. break;
  7387. case CDP_CONFIG_CAPTURE_LATENCY:
  7388. if (val == 1)
  7389. pdev->latency_capture_enable = true;
  7390. else
  7391. pdev->latency_capture_enable = false;
  7392. break;
  7393. case CDP_INGRESS_STATS:
  7394. dp_pdev_tid_stats_ingress_inc(pdev_handle, val);
  7395. break;
  7396. case CDP_OSIF_DROP:
  7397. dp_pdev_tid_stats_osif_drop(pdev_handle, val);
  7398. break;
  7399. case CDP_CONFIG_ENH_RX_CAPTURE:
  7400. return dp_config_enh_rx_capture(pdev_handle, val);
  7401. default:
  7402. return QDF_STATUS_E_INVAL;
  7403. }
  7404. return QDF_STATUS_SUCCESS;
  7405. }
  7406. /*
  7407. * dp_calculate_delay_stats: function to get rx delay stats
  7408. * @vdev_handle: DP vdev handle
  7409. * @nbuf: skb
  7410. *
  7411. * Return: void
  7412. */
  7413. static void dp_calculate_delay_stats(struct cdp_vdev *vdev_handle,
  7414. qdf_nbuf_t nbuf)
  7415. {
  7416. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7417. dp_rx_compute_delay(vdev, nbuf);
  7418. }
  7419. /*
  7420. * dp_get_vdev_param: function to get parameters from vdev
  7421. * @param: parameter type to get value
  7422. *
  7423. * return: void
  7424. */
  7425. static uint32_t dp_get_vdev_param(struct cdp_vdev *vdev_handle,
  7426. enum cdp_vdev_param_type param)
  7427. {
  7428. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7429. uint32_t val;
  7430. switch (param) {
  7431. case CDP_ENABLE_WDS:
  7432. val = vdev->wds_enabled;
  7433. break;
  7434. case CDP_ENABLE_MEC:
  7435. val = vdev->mec_enabled;
  7436. break;
  7437. case CDP_ENABLE_DA_WAR:
  7438. val = vdev->pdev->soc->da_war_enabled;
  7439. break;
  7440. default:
  7441. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7442. "param value %d is wrong\n",
  7443. param);
  7444. val = -1;
  7445. break;
  7446. }
  7447. return val;
  7448. }
  7449. /*
  7450. * dp_set_vdev_param: function to set parameters in vdev
  7451. * @param: parameter type to be set
  7452. * @val: value of parameter to be set
  7453. *
  7454. * return: void
  7455. */
  7456. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  7457. enum cdp_vdev_param_type param, uint32_t val)
  7458. {
  7459. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7460. switch (param) {
  7461. case CDP_ENABLE_WDS:
  7462. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7463. "wds_enable %d for vdev(%p) id(%d)\n",
  7464. val, vdev, vdev->vdev_id);
  7465. vdev->wds_enabled = val;
  7466. break;
  7467. case CDP_ENABLE_MEC:
  7468. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7469. "mec_enable %d for vdev(%p) id(%d)\n",
  7470. val, vdev, vdev->vdev_id);
  7471. vdev->mec_enabled = val;
  7472. break;
  7473. case CDP_ENABLE_DA_WAR:
  7474. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7475. "da_war_enable %d for vdev(%p) id(%d)\n",
  7476. val, vdev, vdev->vdev_id);
  7477. vdev->pdev->soc->da_war_enabled = val;
  7478. dp_wds_flush_ast_table_wifi3(((struct cdp_soc_t *)
  7479. vdev->pdev->soc));
  7480. break;
  7481. case CDP_ENABLE_NAWDS:
  7482. vdev->nawds_enabled = val;
  7483. break;
  7484. case CDP_ENABLE_MCAST_EN:
  7485. vdev->mcast_enhancement_en = val;
  7486. break;
  7487. case CDP_ENABLE_PROXYSTA:
  7488. vdev->proxysta_vdev = val;
  7489. break;
  7490. case CDP_UPDATE_TDLS_FLAGS:
  7491. vdev->tdls_link_connected = val;
  7492. break;
  7493. case CDP_CFG_WDS_AGING_TIMER:
  7494. if (val == 0)
  7495. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  7496. else if (val != vdev->wds_aging_timer_val)
  7497. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, val);
  7498. vdev->wds_aging_timer_val = val;
  7499. break;
  7500. case CDP_ENABLE_AP_BRIDGE:
  7501. if (wlan_op_mode_sta != vdev->opmode)
  7502. vdev->ap_bridge_enabled = val;
  7503. else
  7504. vdev->ap_bridge_enabled = false;
  7505. break;
  7506. case CDP_ENABLE_CIPHER:
  7507. vdev->sec_type = val;
  7508. break;
  7509. case CDP_ENABLE_QWRAP_ISOLATION:
  7510. vdev->isolation_vdev = val;
  7511. break;
  7512. default:
  7513. break;
  7514. }
  7515. dp_tx_vdev_update_search_flags(vdev);
  7516. }
  7517. /**
  7518. * dp_peer_set_nawds: set nawds bit in peer
  7519. * @peer_handle: pointer to peer
  7520. * @value: enable/disable nawds
  7521. *
  7522. * return: void
  7523. */
  7524. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  7525. {
  7526. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7527. peer->nawds_enabled = value;
  7528. }
  7529. /*
  7530. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  7531. * @vdev_handle: DP_VDEV handle
  7532. * @map_id:ID of map that needs to be updated
  7533. *
  7534. * Return: void
  7535. */
  7536. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  7537. uint8_t map_id)
  7538. {
  7539. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7540. vdev->dscp_tid_map_id = map_id;
  7541. return;
  7542. }
  7543. #ifdef DP_RATETABLE_SUPPORT
  7544. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  7545. int htflag, int gintval)
  7546. {
  7547. uint32_t rix;
  7548. return dp_getrateindex((uint32_t)gintval, (uint16_t)mcs, 1,
  7549. (uint8_t)preamb, 1, &rix);
  7550. }
  7551. #else
  7552. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  7553. int htflag, int gintval)
  7554. {
  7555. return 0;
  7556. }
  7557. #endif
  7558. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  7559. * @peer_handle: DP pdev handle
  7560. *
  7561. * return : cdp_pdev_stats pointer
  7562. */
  7563. static struct cdp_pdev_stats*
  7564. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  7565. {
  7566. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7567. dp_aggregate_pdev_stats(pdev);
  7568. return &pdev->stats;
  7569. }
  7570. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  7571. * @peer_handle: DP_PEER handle
  7572. *
  7573. * return : cdp_peer_stats pointer
  7574. */
  7575. static struct cdp_peer_stats*
  7576. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  7577. {
  7578. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7579. qdf_assert(peer);
  7580. return &peer->stats;
  7581. }
  7582. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  7583. * @peer_handle: DP_PEER handle
  7584. *
  7585. * return : void
  7586. */
  7587. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  7588. {
  7589. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7590. qdf_assert(peer);
  7591. qdf_mem_zero(&peer->stats, sizeof(peer->stats));
  7592. }
  7593. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  7594. * @vdev_handle: DP_VDEV handle
  7595. * @buf: buffer for vdev stats
  7596. *
  7597. * return : int
  7598. */
  7599. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  7600. bool is_aggregate)
  7601. {
  7602. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7603. struct cdp_vdev_stats *vdev_stats;
  7604. struct dp_pdev *pdev;
  7605. struct dp_soc *soc;
  7606. if (!vdev)
  7607. return 1;
  7608. pdev = vdev->pdev;
  7609. if (!pdev)
  7610. return 1;
  7611. soc = pdev->soc;
  7612. vdev_stats = (struct cdp_vdev_stats *)buf;
  7613. if (is_aggregate) {
  7614. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  7615. dp_aggregate_vdev_stats(vdev, buf);
  7616. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  7617. } else {
  7618. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  7619. }
  7620. return 0;
  7621. }
  7622. /*
  7623. * dp_get_total_per(): get total per
  7624. * @pdev_handle: DP_PDEV handle
  7625. *
  7626. * Return: % error rate using retries per packet and success packets
  7627. */
  7628. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  7629. {
  7630. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7631. dp_aggregate_pdev_stats(pdev);
  7632. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  7633. return 0;
  7634. return ((pdev->stats.tx.retries * 100) /
  7635. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  7636. }
  7637. /*
  7638. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  7639. * @pdev_handle: DP_PDEV handle
  7640. * @buf: to hold pdev_stats
  7641. *
  7642. * Return: int
  7643. */
  7644. static int
  7645. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  7646. {
  7647. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7648. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  7649. struct cdp_txrx_stats_req req = {0,};
  7650. dp_aggregate_pdev_stats(pdev);
  7651. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  7652. req.cookie_val = 1;
  7653. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7654. req.param1, req.param2, req.param3, 0,
  7655. req.cookie_val, 0);
  7656. msleep(DP_MAX_SLEEP_TIME);
  7657. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  7658. req.cookie_val = 1;
  7659. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  7660. req.param1, req.param2, req.param3, 0,
  7661. req.cookie_val, 0);
  7662. msleep(DP_MAX_SLEEP_TIME);
  7663. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  7664. return TXRX_STATS_LEVEL;
  7665. }
  7666. /**
  7667. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  7668. * @pdev: DP_PDEV handle
  7669. * @map_id: ID of map that needs to be updated
  7670. * @tos: index value in map
  7671. * @tid: tid value passed by the user
  7672. *
  7673. * Return: void
  7674. */
  7675. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  7676. uint8_t map_id, uint8_t tos, uint8_t tid)
  7677. {
  7678. uint8_t dscp;
  7679. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  7680. struct dp_soc *soc = pdev->soc;
  7681. if (!soc)
  7682. return;
  7683. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  7684. pdev->dscp_tid_map[map_id][dscp] = tid;
  7685. if (map_id < soc->num_hw_dscp_tid_map)
  7686. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  7687. map_id, dscp);
  7688. return;
  7689. }
  7690. /**
  7691. * dp_hmmc_tid_override_en_wifi3(): Function to enable hmmc tid override.
  7692. * @pdev_handle: pdev handle
  7693. * @val: hmmc-dscp flag value
  7694. *
  7695. * Return: void
  7696. */
  7697. static void dp_hmmc_tid_override_en_wifi3(struct cdp_pdev *pdev_handle,
  7698. bool val)
  7699. {
  7700. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7701. pdev->hmmc_tid_override_en = val;
  7702. }
  7703. /**
  7704. * dp_set_hmmc_tid_val_wifi3(): Function to set hmmc tid value.
  7705. * @pdev_handle: pdev handle
  7706. * @tid: tid value
  7707. *
  7708. * Return: void
  7709. */
  7710. static void dp_set_hmmc_tid_val_wifi3(struct cdp_pdev *pdev_handle,
  7711. uint8_t tid)
  7712. {
  7713. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7714. pdev->hmmc_tid = tid;
  7715. }
  7716. /**
  7717. * dp_fw_stats_process(): Process TxRX FW stats request
  7718. * @vdev_handle: DP VDEV handle
  7719. * @req: stats request
  7720. *
  7721. * return: int
  7722. */
  7723. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  7724. struct cdp_txrx_stats_req *req)
  7725. {
  7726. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7727. struct dp_pdev *pdev = NULL;
  7728. uint32_t stats = req->stats;
  7729. uint8_t mac_id = req->mac_id;
  7730. if (!vdev) {
  7731. DP_TRACE(NONE, "VDEV not found");
  7732. return 1;
  7733. }
  7734. pdev = vdev->pdev;
  7735. /*
  7736. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  7737. * from param0 to param3 according to below rule:
  7738. *
  7739. * PARAM:
  7740. * - config_param0 : start_offset (stats type)
  7741. * - config_param1 : stats bmask from start offset
  7742. * - config_param2 : stats bmask from start offset + 32
  7743. * - config_param3 : stats bmask from start offset + 64
  7744. */
  7745. if (req->stats == CDP_TXRX_STATS_0) {
  7746. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  7747. req->param1 = 0xFFFFFFFF;
  7748. req->param2 = 0xFFFFFFFF;
  7749. req->param3 = 0xFFFFFFFF;
  7750. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  7751. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  7752. }
  7753. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  7754. req->param1, req->param2, req->param3,
  7755. 0, 0, mac_id);
  7756. }
  7757. /**
  7758. * dp_txrx_stats_request - function to map to firmware and host stats
  7759. * @vdev: virtual handle
  7760. * @req: stats request
  7761. *
  7762. * Return: QDF_STATUS
  7763. */
  7764. static
  7765. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  7766. struct cdp_txrx_stats_req *req)
  7767. {
  7768. int host_stats;
  7769. int fw_stats;
  7770. enum cdp_stats stats;
  7771. int num_stats;
  7772. if (!vdev || !req) {
  7773. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7774. "Invalid vdev/req instance");
  7775. return QDF_STATUS_E_INVAL;
  7776. }
  7777. stats = req->stats;
  7778. if (stats >= CDP_TXRX_MAX_STATS)
  7779. return QDF_STATUS_E_INVAL;
  7780. /*
  7781. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  7782. * has to be updated if new FW HTT stats added
  7783. */
  7784. if (stats > CDP_TXRX_STATS_HTT_MAX)
  7785. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  7786. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  7787. if (stats >= num_stats) {
  7788. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7789. "%s: Invalid stats option: %d", __func__, stats);
  7790. return QDF_STATUS_E_INVAL;
  7791. }
  7792. req->stats = stats;
  7793. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  7794. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  7795. dp_info("stats: %u fw_stats_type: %d host_stats: %d",
  7796. stats, fw_stats, host_stats);
  7797. if (fw_stats != TXRX_FW_STATS_INVALID) {
  7798. /* update request with FW stats type */
  7799. req->stats = fw_stats;
  7800. return dp_fw_stats_process(vdev, req);
  7801. }
  7802. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  7803. (host_stats <= TXRX_HOST_STATS_MAX))
  7804. return dp_print_host_stats(vdev, req);
  7805. else
  7806. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7807. "Wrong Input for TxRx Stats");
  7808. return QDF_STATUS_SUCCESS;
  7809. }
  7810. /*
  7811. * dp_print_per_ring_stats(): Packet count per ring
  7812. * @soc - soc handle
  7813. */
  7814. static void dp_print_per_ring_stats(struct dp_soc *soc)
  7815. {
  7816. uint8_t ring;
  7817. uint16_t core;
  7818. uint64_t total_packets;
  7819. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  7820. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  7821. total_packets = 0;
  7822. DP_TRACE_STATS(INFO_HIGH,
  7823. "Packets on ring %u:", ring);
  7824. for (core = 0; core < NR_CPUS; core++) {
  7825. DP_TRACE_STATS(INFO_HIGH,
  7826. "Packets arriving on core %u: %llu",
  7827. core,
  7828. soc->stats.rx.ring_packets[core][ring]);
  7829. total_packets += soc->stats.rx.ring_packets[core][ring];
  7830. }
  7831. DP_TRACE_STATS(INFO_HIGH,
  7832. "Total packets on ring %u: %llu",
  7833. ring, total_packets);
  7834. }
  7835. }
  7836. /*
  7837. * dp_txrx_path_stats() - Function to display dump stats
  7838. * @soc - soc handle
  7839. *
  7840. * return: none
  7841. */
  7842. static void dp_txrx_path_stats(struct dp_soc *soc)
  7843. {
  7844. uint8_t error_code;
  7845. uint8_t loop_pdev;
  7846. struct dp_pdev *pdev;
  7847. uint8_t i;
  7848. if (!soc) {
  7849. DP_TRACE(ERROR, "%s: Invalid access",
  7850. __func__);
  7851. return;
  7852. }
  7853. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  7854. pdev = soc->pdev_list[loop_pdev];
  7855. dp_aggregate_pdev_stats(pdev);
  7856. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  7857. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  7858. pdev->stats.tx_i.rcvd.num,
  7859. pdev->stats.tx_i.rcvd.bytes);
  7860. DP_TRACE_STATS(INFO_HIGH,
  7861. "processed from host: %u msdus (%llu bytes)",
  7862. pdev->stats.tx_i.processed.num,
  7863. pdev->stats.tx_i.processed.bytes);
  7864. DP_TRACE_STATS(INFO_HIGH,
  7865. "successfully transmitted: %u msdus (%llu bytes)",
  7866. pdev->stats.tx.tx_success.num,
  7867. pdev->stats.tx.tx_success.bytes);
  7868. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  7869. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  7870. pdev->stats.tx_i.dropped.dropped_pkt.num);
  7871. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  7872. pdev->stats.tx_i.dropped.desc_na.num);
  7873. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  7874. pdev->stats.tx_i.dropped.ring_full);
  7875. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  7876. pdev->stats.tx_i.dropped.enqueue_fail);
  7877. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  7878. pdev->stats.tx_i.dropped.dma_error);
  7879. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  7880. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  7881. pdev->stats.tx.tx_failed);
  7882. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  7883. pdev->stats.tx.dropped.age_out);
  7884. DP_TRACE_STATS(INFO_HIGH, "firmware removed packets: %u",
  7885. pdev->stats.tx.dropped.fw_rem.num);
  7886. DP_TRACE_STATS(INFO_HIGH, "firmware removed bytes: %llu",
  7887. pdev->stats.tx.dropped.fw_rem.bytes);
  7888. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  7889. pdev->stats.tx.dropped.fw_rem_tx);
  7890. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  7891. pdev->stats.tx.dropped.fw_rem_notx);
  7892. DP_TRACE_STATS(INFO_HIGH, "Invalid peer on tx path: %u",
  7893. pdev->soc->stats.tx.tx_invalid_peer.num);
  7894. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  7895. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7896. pdev->stats.tx_comp_histogram.pkts_1);
  7897. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7898. pdev->stats.tx_comp_histogram.pkts_2_20);
  7899. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7900. pdev->stats.tx_comp_histogram.pkts_21_40);
  7901. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7902. pdev->stats.tx_comp_histogram.pkts_41_60);
  7903. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7904. pdev->stats.tx_comp_histogram.pkts_61_80);
  7905. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7906. pdev->stats.tx_comp_histogram.pkts_81_100);
  7907. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7908. pdev->stats.tx_comp_histogram.pkts_101_200);
  7909. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7910. pdev->stats.tx_comp_histogram.pkts_201_plus);
  7911. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  7912. DP_TRACE_STATS(INFO_HIGH,
  7913. "delivered %u msdus ( %llu bytes),",
  7914. pdev->stats.rx.to_stack.num,
  7915. pdev->stats.rx.to_stack.bytes);
  7916. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  7917. DP_TRACE_STATS(INFO_HIGH,
  7918. "received on reo[%d] %u msdus( %llu bytes),",
  7919. i, pdev->stats.rx.rcvd_reo[i].num,
  7920. pdev->stats.rx.rcvd_reo[i].bytes);
  7921. DP_TRACE_STATS(INFO_HIGH,
  7922. "intra-bss packets %u msdus ( %llu bytes),",
  7923. pdev->stats.rx.intra_bss.pkts.num,
  7924. pdev->stats.rx.intra_bss.pkts.bytes);
  7925. DP_TRACE_STATS(INFO_HIGH,
  7926. "intra-bss fails %u msdus ( %llu bytes),",
  7927. pdev->stats.rx.intra_bss.fail.num,
  7928. pdev->stats.rx.intra_bss.fail.bytes);
  7929. DP_TRACE_STATS(INFO_HIGH,
  7930. "raw packets %u msdus ( %llu bytes),",
  7931. pdev->stats.rx.raw.num,
  7932. pdev->stats.rx.raw.bytes);
  7933. DP_TRACE_STATS(INFO_HIGH, "mic errors %u",
  7934. pdev->stats.rx.err.mic_err);
  7935. DP_TRACE_STATS(INFO_HIGH, "Invalid peer on rx path: %u",
  7936. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  7937. DP_TRACE_STATS(INFO_HIGH, "sw_peer_id invalid %u",
  7938. pdev->soc->stats.rx.err.rx_invalid_peer_id.num);
  7939. DP_TRACE_STATS(INFO_HIGH, "packet_len invalid %u",
  7940. pdev->soc->stats.rx.err.rx_invalid_pkt_len.num);
  7941. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  7942. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  7943. pdev->soc->stats.rx.err.invalid_rbm);
  7944. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  7945. pdev->soc->stats.rx.err.hal_ring_access_fail);
  7946. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  7947. error_code++) {
  7948. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  7949. continue;
  7950. DP_TRACE_STATS(INFO_HIGH,
  7951. "Reo error number (%u): %u msdus",
  7952. error_code,
  7953. pdev->soc->stats.rx.err
  7954. .reo_error[error_code]);
  7955. }
  7956. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  7957. error_code++) {
  7958. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  7959. continue;
  7960. DP_TRACE_STATS(INFO_HIGH,
  7961. "Rxdma error number (%u): %u msdus",
  7962. error_code,
  7963. pdev->soc->stats.rx.err
  7964. .rxdma_error[error_code]);
  7965. }
  7966. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  7967. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7968. pdev->stats.rx_ind_histogram.pkts_1);
  7969. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7970. pdev->stats.rx_ind_histogram.pkts_2_20);
  7971. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7972. pdev->stats.rx_ind_histogram.pkts_21_40);
  7973. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7974. pdev->stats.rx_ind_histogram.pkts_41_60);
  7975. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7976. pdev->stats.rx_ind_histogram.pkts_61_80);
  7977. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7978. pdev->stats.rx_ind_histogram.pkts_81_100);
  7979. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7980. pdev->stats.rx_ind_histogram.pkts_101_200);
  7981. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7982. pdev->stats.rx_ind_histogram.pkts_201_plus);
  7983. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  7984. __func__,
  7985. pdev->soc->wlan_cfg_ctx
  7986. ->tso_enabled,
  7987. pdev->soc->wlan_cfg_ctx
  7988. ->lro_enabled,
  7989. pdev->soc->wlan_cfg_ctx
  7990. ->rx_hash,
  7991. pdev->soc->wlan_cfg_ctx
  7992. ->napi_enabled);
  7993. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7994. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  7995. __func__,
  7996. pdev->soc->wlan_cfg_ctx
  7997. ->tx_flow_stop_queue_threshold,
  7998. pdev->soc->wlan_cfg_ctx
  7999. ->tx_flow_start_queue_offset);
  8000. #endif
  8001. }
  8002. }
  8003. /*
  8004. * dp_txrx_dump_stats() - Dump statistics
  8005. * @value - Statistics option
  8006. */
  8007. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  8008. enum qdf_stats_verbosity_level level)
  8009. {
  8010. struct dp_soc *soc =
  8011. (struct dp_soc *)psoc;
  8012. QDF_STATUS status = QDF_STATUS_SUCCESS;
  8013. if (!soc) {
  8014. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  8015. "%s: soc is NULL", __func__);
  8016. return QDF_STATUS_E_INVAL;
  8017. }
  8018. switch (value) {
  8019. case CDP_TXRX_PATH_STATS:
  8020. dp_txrx_path_stats(soc);
  8021. break;
  8022. case CDP_RX_RING_STATS:
  8023. dp_print_per_ring_stats(soc);
  8024. break;
  8025. case CDP_TXRX_TSO_STATS:
  8026. /* TODO: NOT IMPLEMENTED */
  8027. break;
  8028. case CDP_DUMP_TX_FLOW_POOL_INFO:
  8029. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  8030. break;
  8031. case CDP_DP_NAPI_STATS:
  8032. dp_print_napi_stats(soc);
  8033. break;
  8034. case CDP_TXRX_DESC_STATS:
  8035. /* TODO: NOT IMPLEMENTED */
  8036. break;
  8037. default:
  8038. status = QDF_STATUS_E_INVAL;
  8039. break;
  8040. }
  8041. return status;
  8042. }
  8043. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  8044. /**
  8045. * dp_update_flow_control_parameters() - API to store datapath
  8046. * config parameters
  8047. * @soc: soc handle
  8048. * @cfg: ini parameter handle
  8049. *
  8050. * Return: void
  8051. */
  8052. static inline
  8053. void dp_update_flow_control_parameters(struct dp_soc *soc,
  8054. struct cdp_config_params *params)
  8055. {
  8056. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  8057. params->tx_flow_stop_queue_threshold;
  8058. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  8059. params->tx_flow_start_queue_offset;
  8060. }
  8061. #else
  8062. static inline
  8063. void dp_update_flow_control_parameters(struct dp_soc *soc,
  8064. struct cdp_config_params *params)
  8065. {
  8066. }
  8067. #endif
  8068. /**
  8069. * dp_update_config_parameters() - API to store datapath
  8070. * config parameters
  8071. * @soc: soc handle
  8072. * @cfg: ini parameter handle
  8073. *
  8074. * Return: status
  8075. */
  8076. static
  8077. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  8078. struct cdp_config_params *params)
  8079. {
  8080. struct dp_soc *soc = (struct dp_soc *)psoc;
  8081. if (!(soc)) {
  8082. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  8083. "%s: Invalid handle", __func__);
  8084. return QDF_STATUS_E_INVAL;
  8085. }
  8086. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  8087. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  8088. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  8089. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  8090. params->tcp_udp_checksumoffload;
  8091. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  8092. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  8093. soc->wlan_cfg_ctx->gro_enabled = params->gro_enable;
  8094. dp_update_flow_control_parameters(soc, params);
  8095. return QDF_STATUS_SUCCESS;
  8096. }
  8097. /**
  8098. * dp_txrx_set_wds_rx_policy() - API to store datapath
  8099. * config parameters
  8100. * @vdev_handle - datapath vdev handle
  8101. * @cfg: ini parameter handle
  8102. *
  8103. * Return: status
  8104. */
  8105. #ifdef WDS_VENDOR_EXTENSION
  8106. void
  8107. dp_txrx_set_wds_rx_policy(
  8108. struct cdp_vdev *vdev_handle,
  8109. u_int32_t val)
  8110. {
  8111. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8112. struct dp_peer *peer;
  8113. if (vdev->opmode == wlan_op_mode_ap) {
  8114. /* for ap, set it on bss_peer */
  8115. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  8116. if (peer->bss_peer) {
  8117. peer->wds_ecm.wds_rx_filter = 1;
  8118. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  8119. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  8120. break;
  8121. }
  8122. }
  8123. } else if (vdev->opmode == wlan_op_mode_sta) {
  8124. peer = TAILQ_FIRST(&vdev->peer_list);
  8125. peer->wds_ecm.wds_rx_filter = 1;
  8126. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  8127. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  8128. }
  8129. }
  8130. /**
  8131. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  8132. *
  8133. * @peer_handle - datapath peer handle
  8134. * @wds_tx_ucast: policy for unicast transmission
  8135. * @wds_tx_mcast: policy for multicast transmission
  8136. *
  8137. * Return: void
  8138. */
  8139. void
  8140. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  8141. int wds_tx_ucast, int wds_tx_mcast)
  8142. {
  8143. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  8144. if (wds_tx_ucast || wds_tx_mcast) {
  8145. peer->wds_enabled = 1;
  8146. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  8147. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  8148. } else {
  8149. peer->wds_enabled = 0;
  8150. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  8151. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  8152. }
  8153. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  8154. FL("Policy Update set to :\
  8155. peer->wds_enabled %d\
  8156. peer->wds_ecm.wds_tx_ucast_4addr %d\
  8157. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  8158. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  8159. peer->wds_ecm.wds_tx_mcast_4addr);
  8160. return;
  8161. }
  8162. #endif
  8163. static struct cdp_wds_ops dp_ops_wds = {
  8164. .vdev_set_wds = dp_vdev_set_wds,
  8165. #ifdef WDS_VENDOR_EXTENSION
  8166. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  8167. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  8168. #endif
  8169. };
  8170. /*
  8171. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  8172. * @vdev_handle - datapath vdev handle
  8173. * @callback - callback function
  8174. * @ctxt: callback context
  8175. *
  8176. */
  8177. static void
  8178. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  8179. ol_txrx_data_tx_cb callback, void *ctxt)
  8180. {
  8181. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8182. vdev->tx_non_std_data_callback.func = callback;
  8183. vdev->tx_non_std_data_callback.ctxt = ctxt;
  8184. }
  8185. /**
  8186. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  8187. * @pdev_hdl: datapath pdev handle
  8188. *
  8189. * Return: opaque pointer to dp txrx handle
  8190. */
  8191. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  8192. {
  8193. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  8194. return pdev->dp_txrx_handle;
  8195. }
  8196. /**
  8197. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  8198. * @pdev_hdl: datapath pdev handle
  8199. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  8200. *
  8201. * Return: void
  8202. */
  8203. static void
  8204. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  8205. {
  8206. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  8207. pdev->dp_txrx_handle = dp_txrx_hdl;
  8208. }
  8209. /**
  8210. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  8211. * @soc_handle: datapath soc handle
  8212. *
  8213. * Return: opaque pointer to external dp (non-core DP)
  8214. */
  8215. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  8216. {
  8217. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  8218. return soc->external_txrx_handle;
  8219. }
  8220. /**
  8221. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  8222. * @soc_handle: datapath soc handle
  8223. * @txrx_handle: opaque pointer to external dp (non-core DP)
  8224. *
  8225. * Return: void
  8226. */
  8227. static void
  8228. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  8229. {
  8230. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  8231. soc->external_txrx_handle = txrx_handle;
  8232. }
  8233. /**
  8234. * dp_soc_map_pdev_to_lmac() - Save pdev_id to lmac_id mapping
  8235. * @pdev_hdl: datapath pdev handle
  8236. * @lmac_id: lmac id
  8237. *
  8238. * Return: void
  8239. */
  8240. static void
  8241. dp_soc_map_pdev_to_lmac(struct cdp_pdev *pdev_hdl, uint32_t lmac_id)
  8242. {
  8243. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  8244. struct dp_soc *soc = pdev->soc;
  8245. pdev->lmac_id = lmac_id;
  8246. wlan_cfg_set_hw_macid(soc->wlan_cfg_ctx,
  8247. pdev->pdev_id,
  8248. (lmac_id + 1));
  8249. }
  8250. /**
  8251. * dp_get_cfg_capabilities() - get dp capabilities
  8252. * @soc_handle: datapath soc handle
  8253. * @dp_caps: enum for dp capabilities
  8254. *
  8255. * Return: bool to determine if dp caps is enabled
  8256. */
  8257. static bool
  8258. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  8259. enum cdp_capabilities dp_caps)
  8260. {
  8261. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  8262. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  8263. }
  8264. #ifdef FEATURE_AST
  8265. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  8266. {
  8267. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  8268. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  8269. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  8270. /*
  8271. * For BSS peer, new peer is not created on alloc_node if the
  8272. * peer with same address already exists , instead refcnt is
  8273. * increased for existing peer. Correspondingly in delete path,
  8274. * only refcnt is decreased; and peer is only deleted , when all
  8275. * references are deleted. So delete_in_progress should not be set
  8276. * for bss_peer, unless only 2 reference remains (peer map reference
  8277. * and peer hash table reference).
  8278. */
  8279. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  8280. return;
  8281. }
  8282. qdf_spin_lock_bh(&soc->ast_lock);
  8283. peer->delete_in_progress = true;
  8284. dp_peer_delete_ast_entries(soc, peer);
  8285. qdf_spin_unlock_bh(&soc->ast_lock);
  8286. }
  8287. #endif
  8288. #ifdef ATH_SUPPORT_NAC_RSSI
  8289. /**
  8290. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  8291. * @vdev_hdl: DP vdev handle
  8292. * @rssi: rssi value
  8293. *
  8294. * Return: 0 for success. nonzero for failure.
  8295. */
  8296. static QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  8297. char *mac_addr,
  8298. uint8_t *rssi)
  8299. {
  8300. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  8301. struct dp_pdev *pdev = vdev->pdev;
  8302. struct dp_neighbour_peer *peer = NULL;
  8303. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  8304. *rssi = 0;
  8305. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  8306. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  8307. neighbour_peer_list_elem) {
  8308. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  8309. mac_addr, QDF_MAC_ADDR_SIZE) == 0) {
  8310. *rssi = peer->rssi;
  8311. status = QDF_STATUS_SUCCESS;
  8312. break;
  8313. }
  8314. }
  8315. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  8316. return status;
  8317. }
  8318. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  8319. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  8320. uint8_t chan_num)
  8321. {
  8322. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8323. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  8324. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  8325. pdev->nac_rssi_filtering = 1;
  8326. /* Store address of NAC (neighbour peer) which will be checked
  8327. * against TA of received packets.
  8328. */
  8329. if (cmd == CDP_NAC_PARAM_ADD) {
  8330. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  8331. client_macaddr);
  8332. } else if (cmd == CDP_NAC_PARAM_DEL) {
  8333. dp_update_filter_neighbour_peers(vdev_handle,
  8334. DP_NAC_PARAM_DEL,
  8335. client_macaddr);
  8336. }
  8337. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  8338. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  8339. ((void *)vdev->pdev->ctrl_pdev,
  8340. vdev->vdev_id, cmd, bssid);
  8341. return QDF_STATUS_SUCCESS;
  8342. }
  8343. #endif
  8344. /**
  8345. * dp_enable_peer_based_pktlog() - Set Flag for peer based filtering
  8346. * for pktlog
  8347. * @txrx_pdev_handle: cdp_pdev handle
  8348. * @enb_dsb: Enable or disable peer based filtering
  8349. *
  8350. * Return: QDF_STATUS
  8351. */
  8352. static int
  8353. dp_enable_peer_based_pktlog(
  8354. struct cdp_pdev *txrx_pdev_handle,
  8355. char *mac_addr, uint8_t enb_dsb)
  8356. {
  8357. struct dp_peer *peer;
  8358. uint8_t local_id;
  8359. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev_handle;
  8360. peer = (struct dp_peer *)dp_find_peer_by_addr(txrx_pdev_handle,
  8361. mac_addr, &local_id);
  8362. if (!peer) {
  8363. dp_err("Invalid Peer");
  8364. return QDF_STATUS_E_FAILURE;
  8365. }
  8366. peer->peer_based_pktlog_filter = enb_dsb;
  8367. pdev->dp_peer_based_pktlog = enb_dsb;
  8368. return QDF_STATUS_SUCCESS;
  8369. }
  8370. #ifdef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  8371. /**
  8372. * dp_update_pdev_rx_protocol_tag - Add/remove a protocol tag that should be
  8373. * applied to the desired protocol type packets
  8374. * @txrx_pdev_handle: cdp_pdev handle
  8375. * @enable_rx_protocol_tag - bitmask that indicates what protocol types
  8376. * are enabled for tagging. zero indicates disable feature, non-zero indicates
  8377. * enable feature
  8378. * @protocol_type: new protocol type for which the tag is being added
  8379. * @tag: user configured tag for the new protocol
  8380. *
  8381. * Return: QDF_STATUS
  8382. */
  8383. static QDF_STATUS
  8384. dp_update_pdev_rx_protocol_tag(struct cdp_pdev *pdev_handle,
  8385. uint32_t enable_rx_protocol_tag,
  8386. uint16_t protocol_type,
  8387. uint16_t tag)
  8388. {
  8389. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8390. /*
  8391. * dynamically enable/disable tagging based on enable_rx_protocol_tag
  8392. * flag.
  8393. */
  8394. if (enable_rx_protocol_tag) {
  8395. /* Tagging for one or more protocols has been set by user */
  8396. pdev->rx_protocol_tagging_enabled = true;
  8397. } else {
  8398. /*
  8399. * No protocols being tagged, disable feature till next add
  8400. * operation
  8401. */
  8402. pdev->rx_protocol_tagging_enabled = false;
  8403. }
  8404. if (tag == 0) {
  8405. /*
  8406. * In case of tag deletion, clear the stats for given
  8407. * protocol type.
  8408. */
  8409. DP_STATS_UPD(pdev,
  8410. rx_protocol_tag_stats[protocol_type].tag_ctr, 0);
  8411. }
  8412. pdev->rx_proto_tag_map[protocol_type].tag = tag;
  8413. return QDF_STATUS_SUCCESS;
  8414. }
  8415. #ifdef WLAN_SUPPORT_RX_TAG_STATISTICS
  8416. static void
  8417. dp_dump_pdev_rx_protocol_tag_stats(struct cdp_pdev *pdev_handle,
  8418. uint16_t protocol_type)
  8419. {
  8420. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8421. if (protocol_type != RX_PROTOCOL_TAG_ALL &&
  8422. protocol_type >= RX_PROTOCOL_TAG_MAX) {
  8423. DP_PRINT_STATS("%s : Invalid protocol type : %u\n",
  8424. __func__, protocol_type);
  8425. return;
  8426. }
  8427. if (protocol_type == RX_PROTOCOL_TAG_ALL) {
  8428. uint8_t protocol_index = 0;
  8429. for (protocol_index = 0; protocol_index < RX_PROTOCOL_TAG_MAX;
  8430. protocol_index++) {
  8431. DP_PRINT_STATS("PROTO: %d, TAG: %u COUNT = %u\n",
  8432. protocol_index,
  8433. pdev->rx_proto_tag_map[protocol_index].tag,
  8434. pdev->stats.
  8435. rx_protocol_tag_stats[protocol_index].tag_ctr);
  8436. }
  8437. } else {
  8438. DP_PRINT_STATS("PROTO: %d, TAG: %u COUNT = %u\n",
  8439. protocol_type,
  8440. pdev->rx_proto_tag_map[protocol_type].tag,
  8441. pdev->stats.rx_protocol_tag_stats[protocol_type].tag_ctr);
  8442. }
  8443. }
  8444. #endif /* WLAN_SUPPORT_RX_TAG_STATISTICS */
  8445. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  8446. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  8447. uint32_t max_peers,
  8448. uint32_t max_ast_index,
  8449. bool peer_map_unmap_v2)
  8450. {
  8451. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  8452. soc->max_peers = max_peers;
  8453. qdf_print ("%s max_peers %u, max_ast_index: %u\n",
  8454. __func__, max_peers, max_ast_index);
  8455. wlan_cfg_set_max_ast_idx(soc->wlan_cfg_ctx, max_ast_index);
  8456. if (dp_peer_find_attach(soc))
  8457. return QDF_STATUS_E_FAILURE;
  8458. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  8459. return QDF_STATUS_SUCCESS;
  8460. }
  8461. /**
  8462. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  8463. * @dp_pdev: dp pdev handle
  8464. * @ctrl_pdev: UMAC ctrl pdev handle
  8465. *
  8466. * Return: void
  8467. */
  8468. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  8469. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  8470. {
  8471. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  8472. pdev->ctrl_pdev = ctrl_pdev;
  8473. }
  8474. static void dp_set_rate_stats_cap(struct cdp_soc_t *soc_hdl,
  8475. uint8_t val)
  8476. {
  8477. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  8478. soc->wlanstats_enabled = val;
  8479. }
  8480. static void dp_soc_set_rate_stats_ctx(struct cdp_soc_t *soc_handle,
  8481. void *stats_ctx)
  8482. {
  8483. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  8484. soc->rate_stats_ctx = stats_ctx;
  8485. }
  8486. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8487. static void dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  8488. struct cdp_pdev *pdev_hdl)
  8489. {
  8490. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  8491. struct dp_soc *soc = (struct dp_soc *)pdev->soc;
  8492. struct dp_vdev *vdev = NULL;
  8493. struct dp_peer *peer = NULL;
  8494. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  8495. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  8496. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  8497. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  8498. if (peer)
  8499. dp_wdi_event_handler(
  8500. WDI_EVENT_FLUSH_RATE_STATS_REQ,
  8501. pdev->soc, peer->wlanstats_ctx,
  8502. peer->peer_ids[0],
  8503. WDI_NO_VAL, pdev->pdev_id);
  8504. }
  8505. }
  8506. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  8507. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  8508. }
  8509. #else
  8510. static inline void
  8511. dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  8512. struct cdp_pdev *pdev_hdl)
  8513. {
  8514. }
  8515. #endif
  8516. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8517. static void dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  8518. struct cdp_pdev *pdev_handle,
  8519. void *buf)
  8520. {
  8521. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8522. dp_wdi_event_handler(WDI_EVENT_PEER_FLUSH_RATE_STATS,
  8523. pdev->soc, buf, HTT_INVALID_PEER,
  8524. WDI_NO_VAL, pdev->pdev_id);
  8525. }
  8526. #else
  8527. static inline void
  8528. dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  8529. struct cdp_pdev *pdev_handle,
  8530. void *buf)
  8531. {
  8532. }
  8533. #endif
  8534. static void *dp_soc_get_rate_stats_ctx(struct cdp_soc_t *soc_handle)
  8535. {
  8536. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  8537. return soc->rate_stats_ctx;
  8538. }
  8539. /*
  8540. * dp_get_cfg() - get dp cfg
  8541. * @soc: cdp soc handle
  8542. * @cfg: cfg enum
  8543. *
  8544. * Return: cfg value
  8545. */
  8546. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  8547. {
  8548. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  8549. uint32_t value = 0;
  8550. switch (cfg) {
  8551. case cfg_dp_enable_data_stall:
  8552. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  8553. break;
  8554. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  8555. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  8556. break;
  8557. case cfg_dp_tso_enable:
  8558. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  8559. break;
  8560. case cfg_dp_lro_enable:
  8561. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  8562. break;
  8563. case cfg_dp_gro_enable:
  8564. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  8565. break;
  8566. case cfg_dp_tx_flow_start_queue_offset:
  8567. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  8568. break;
  8569. case cfg_dp_tx_flow_stop_queue_threshold:
  8570. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  8571. break;
  8572. case cfg_dp_disable_intra_bss_fwd:
  8573. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  8574. break;
  8575. default:
  8576. value = 0;
  8577. }
  8578. return value;
  8579. }
  8580. #ifdef CONFIG_WIN
  8581. /**
  8582. * dp_tx_flow_ctrl_configure_pdev() - Configure flow control params
  8583. * @pdev_hdl: datapath pdev handle
  8584. * @param: ol ath params
  8585. * @value: value of the flag
  8586. * @buff: Buffer to be passed
  8587. *
  8588. * Implemented this function same as legacy function. In legacy code, single
  8589. * function is used to display stats and update pdev params.
  8590. *
  8591. * Return: 0 for success. nonzero for failure.
  8592. */
  8593. static uint32_t dp_tx_flow_ctrl_configure_pdev(void *pdev_handle,
  8594. enum _ol_ath_param_t param,
  8595. uint32_t value, void *buff)
  8596. {
  8597. struct dp_soc *soc = NULL;
  8598. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8599. if (qdf_unlikely(!pdev))
  8600. return 1;
  8601. soc = pdev->soc;
  8602. if (!soc)
  8603. return 1;
  8604. switch (param) {
  8605. case OL_ATH_PARAM_VIDEO_DELAY_STATS_FC:
  8606. if (value)
  8607. pdev->delay_stats_flag = true;
  8608. else
  8609. pdev->delay_stats_flag = false;
  8610. break;
  8611. case OL_ATH_PARAM_VIDEO_STATS_FC:
  8612. qdf_print("------- TID Stats ------\n");
  8613. dp_pdev_print_tid_stats(pdev);
  8614. qdf_print("------ Delay Stats ------\n");
  8615. dp_pdev_print_delay_stats(pdev);
  8616. break;
  8617. case OL_ATH_PARAM_TOTAL_Q_SIZE:
  8618. {
  8619. uint32_t tx_min, tx_max;
  8620. tx_min = wlan_cfg_get_min_tx_desc(soc->wlan_cfg_ctx);
  8621. tx_max = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  8622. if (!buff) {
  8623. if ((value >= tx_min) && (value <= tx_max)) {
  8624. pdev->num_tx_allowed = value;
  8625. } else {
  8626. QDF_TRACE(QDF_MODULE_ID_DP,
  8627. QDF_TRACE_LEVEL_INFO,
  8628. "Failed to update num_tx_allowed, Q_min = %d Q_max = %d",
  8629. tx_min, tx_max);
  8630. break;
  8631. }
  8632. } else {
  8633. *(int *)buff = pdev->num_tx_allowed;
  8634. }
  8635. }
  8636. break;
  8637. default:
  8638. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  8639. "%s: not handled param %d ", __func__, param);
  8640. break;
  8641. }
  8642. return 0;
  8643. }
  8644. #endif
  8645. /**
  8646. * dp_set_pdev_pcp_tid_map_wifi3(): update pcp tid map in pdev
  8647. * @vdev: DP_PDEV handle
  8648. * @pcp: pcp value
  8649. * @tid: tid value passed by the user
  8650. *
  8651. * Return: QDF_STATUS_SUCCESS on success
  8652. */
  8653. static QDF_STATUS dp_set_pdev_pcp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  8654. uint8_t pcp, uint8_t tid)
  8655. {
  8656. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8657. struct dp_soc *soc = pdev->soc;
  8658. soc->pcp_tid_map[pcp] = tid;
  8659. hal_tx_update_pcp_tid_map(soc->hal_soc, pcp, tid);
  8660. return QDF_STATUS_SUCCESS;
  8661. }
  8662. /**
  8663. * dp_set_pdev_tidmap_prty_wifi3(): update tidmap priority in pdev
  8664. * @vdev: DP_PDEV handle
  8665. * @prio: tidmap priority value passed by the user
  8666. *
  8667. * Return: QDF_STATUS_SUCCESS on success
  8668. */
  8669. static QDF_STATUS dp_set_pdev_tidmap_prty_wifi3(struct cdp_pdev *pdev_handle,
  8670. uint8_t prio)
  8671. {
  8672. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8673. struct dp_soc *soc = pdev->soc;
  8674. soc->tidmap_prty = prio;
  8675. hal_tx_set_tidmap_prty(soc->hal_soc, prio);
  8676. return QDF_STATUS_SUCCESS;
  8677. }
  8678. /**
  8679. * dp_set_vdev_pcp_tid_map_wifi3(): update pcp tid map in vdev
  8680. * @vdev: DP_VDEV handle
  8681. * @pcp: pcp value
  8682. * @tid: tid value passed by the user
  8683. *
  8684. * Return: QDF_STATUS_SUCCESS on success
  8685. */
  8686. static QDF_STATUS dp_set_vdev_pcp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  8687. uint8_t pcp, uint8_t tid)
  8688. {
  8689. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8690. vdev->pcp_tid_map[pcp] = tid;
  8691. return QDF_STATUS_SUCCESS;
  8692. }
  8693. /**
  8694. * dp_set_vdev_tidmap_tbl_id_wifi3(): update tidmapi tbl id in vdev
  8695. * @vdev: DP_VDEV handle
  8696. * @mapid: map_id value passed by the user
  8697. *
  8698. * Return: QDF_STATUS_SUCCESS on success
  8699. */
  8700. static QDF_STATUS dp_set_vdev_tidmap_tbl_id_wifi3(struct cdp_vdev *vdev_handle,
  8701. uint8_t mapid)
  8702. {
  8703. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8704. vdev->tidmap_tbl_id = mapid;
  8705. return QDF_STATUS_SUCCESS;
  8706. }
  8707. /**
  8708. * dp_set_vdev_tidmap_prty_wifi3(): update tidmap priority in vdev
  8709. * @vdev: DP_VDEV handle
  8710. * @prio: tidmap priority value passed by the user
  8711. *
  8712. * Return: QDF_STATUS_SUCCESS on success
  8713. */
  8714. static QDF_STATUS dp_set_vdev_tidmap_prty_wifi3(struct cdp_vdev *vdev_handle,
  8715. uint8_t prio)
  8716. {
  8717. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8718. vdev->tidmap_prty = prio;
  8719. return QDF_STATUS_SUCCESS;
  8720. }
  8721. static struct cdp_cmn_ops dp_ops_cmn = {
  8722. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  8723. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  8724. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  8725. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  8726. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  8727. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  8728. .txrx_peer_create = dp_peer_create_wifi3,
  8729. .txrx_peer_setup = dp_peer_setup_wifi3,
  8730. #ifdef FEATURE_AST
  8731. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  8732. #else
  8733. .txrx_peer_teardown = NULL,
  8734. #endif
  8735. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  8736. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  8737. .txrx_peer_get_ast_info_by_soc = dp_peer_get_ast_info_by_soc_wifi3,
  8738. .txrx_peer_get_ast_info_by_pdev =
  8739. dp_peer_get_ast_info_by_pdevid_wifi3,
  8740. .txrx_peer_ast_delete_by_soc =
  8741. dp_peer_ast_entry_del_by_soc,
  8742. .txrx_peer_ast_delete_by_pdev =
  8743. dp_peer_ast_entry_del_by_pdev,
  8744. .txrx_peer_delete = dp_peer_delete_wifi3,
  8745. .txrx_vdev_register = dp_vdev_register_wifi3,
  8746. .txrx_vdev_flush_peers = dp_vdev_flush_peers,
  8747. .txrx_soc_detach = dp_soc_detach_wifi3,
  8748. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  8749. .txrx_soc_init = dp_soc_init_wifi3,
  8750. .txrx_tso_soc_attach = dp_tso_soc_attach,
  8751. .txrx_tso_soc_detach = dp_tso_soc_detach,
  8752. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  8753. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  8754. .txrx_get_mon_vdev_from_pdev = dp_get_mon_vdev_from_pdev_wifi3,
  8755. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  8756. .txrx_ath_getstats = dp_get_device_stats,
  8757. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  8758. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  8759. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  8760. .delba_process = dp_delba_process_wifi3,
  8761. .set_addba_response = dp_set_addba_response,
  8762. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  8763. .flush_cache_rx_queue = NULL,
  8764. /* TODO: get API's for dscp-tid need to be added*/
  8765. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  8766. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  8767. .hmmc_tid_override_en = dp_hmmc_tid_override_en_wifi3,
  8768. .set_hmmc_tid_val = dp_set_hmmc_tid_val_wifi3,
  8769. .txrx_get_total_per = dp_get_total_per,
  8770. .txrx_stats_request = dp_txrx_stats_request,
  8771. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  8772. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  8773. .txrx_get_vow_config_frm_pdev = dp_get_delay_stats_flag,
  8774. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  8775. .txrx_set_nac = dp_set_nac,
  8776. .txrx_get_tx_pending = dp_get_tx_pending,
  8777. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  8778. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  8779. .display_stats = dp_txrx_dump_stats,
  8780. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  8781. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  8782. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  8783. .txrx_intr_detach = dp_soc_interrupt_detach,
  8784. .set_pn_check = dp_set_pn_check_wifi3,
  8785. .update_config_parameters = dp_update_config_parameters,
  8786. /* TODO: Add other functions */
  8787. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  8788. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  8789. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  8790. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  8791. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  8792. .map_pdev_to_lmac = dp_soc_map_pdev_to_lmac,
  8793. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  8794. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  8795. .tx_send = dp_tx_send,
  8796. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  8797. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  8798. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  8799. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  8800. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  8801. .txrx_get_os_rx_handles_from_vdev =
  8802. dp_get_os_rx_handles_from_vdev_wifi3,
  8803. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  8804. .get_dp_capabilities = dp_get_cfg_capabilities,
  8805. .txrx_get_cfg = dp_get_cfg,
  8806. .set_rate_stats_ctx = dp_soc_set_rate_stats_ctx,
  8807. .get_rate_stats_ctx = dp_soc_get_rate_stats_ctx,
  8808. .txrx_peer_flush_rate_stats = dp_peer_flush_rate_stats,
  8809. .txrx_flush_rate_stats_request = dp_flush_rate_stats_req,
  8810. .set_pdev_pcp_tid_map = dp_set_pdev_pcp_tid_map_wifi3,
  8811. .set_pdev_tidmap_prty = dp_set_pdev_tidmap_prty_wifi3,
  8812. .set_vdev_pcp_tid_map = dp_set_vdev_pcp_tid_map_wifi3,
  8813. .set_vdev_tidmap_prty = dp_set_vdev_tidmap_prty_wifi3,
  8814. .set_vdev_tidmap_tbl_id = dp_set_vdev_tidmap_tbl_id_wifi3,
  8815. .txrx_cp_peer_del_response = dp_cp_peer_del_resp_handler,
  8816. };
  8817. static struct cdp_ctrl_ops dp_ops_ctrl = {
  8818. .txrx_peer_authorize = dp_peer_authorize,
  8819. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  8820. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  8821. #ifdef MESH_MODE_SUPPORT
  8822. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  8823. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  8824. #endif
  8825. .txrx_set_vdev_param = dp_set_vdev_param,
  8826. .txrx_peer_set_nawds = dp_peer_set_nawds,
  8827. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  8828. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  8829. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  8830. .txrx_update_filter_neighbour_peers =
  8831. dp_update_filter_neighbour_peers,
  8832. .txrx_get_sec_type = dp_get_sec_type,
  8833. /* TODO: Add other functions */
  8834. .txrx_wdi_event_sub = dp_wdi_event_sub,
  8835. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  8836. #ifdef WDI_EVENT_ENABLE
  8837. .txrx_get_pldev = dp_get_pldev,
  8838. #endif
  8839. .txrx_set_pdev_param = dp_set_pdev_param,
  8840. #ifdef ATH_SUPPORT_NAC_RSSI
  8841. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  8842. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  8843. #endif
  8844. .set_key = dp_set_michael_key,
  8845. .txrx_get_vdev_param = dp_get_vdev_param,
  8846. .enable_peer_based_pktlog = dp_enable_peer_based_pktlog,
  8847. .calculate_delay_stats = dp_calculate_delay_stats,
  8848. #ifdef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  8849. .txrx_update_pdev_rx_protocol_tag = dp_update_pdev_rx_protocol_tag,
  8850. #ifdef WLAN_SUPPORT_RX_TAG_STATISTICS
  8851. .txrx_dump_pdev_rx_protocol_tag_stats =
  8852. dp_dump_pdev_rx_protocol_tag_stats,
  8853. #endif /* WLAN_SUPPORT_RX_TAG_STATISTICS */
  8854. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  8855. };
  8856. static struct cdp_me_ops dp_ops_me = {
  8857. #ifdef ATH_SUPPORT_IQUE
  8858. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  8859. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  8860. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  8861. #endif
  8862. };
  8863. static struct cdp_mon_ops dp_ops_mon = {
  8864. .txrx_monitor_set_filter_ucast_data = NULL,
  8865. .txrx_monitor_set_filter_mcast_data = NULL,
  8866. .txrx_monitor_set_filter_non_data = NULL,
  8867. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  8868. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  8869. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  8870. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  8871. /* Added support for HK advance filter */
  8872. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  8873. };
  8874. static struct cdp_host_stats_ops dp_ops_host_stats = {
  8875. .txrx_per_peer_stats = dp_get_host_peer_stats,
  8876. .get_fw_peer_stats = dp_get_fw_peer_stats,
  8877. .get_htt_stats = dp_get_htt_stats,
  8878. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  8879. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  8880. .txrx_stats_publish = dp_txrx_stats_publish,
  8881. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  8882. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  8883. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  8884. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  8885. .txrx_get_ratekbps = dp_txrx_get_ratekbps,
  8886. .configure_rate_stats = dp_set_rate_stats_cap,
  8887. /* TODO */
  8888. };
  8889. static struct cdp_raw_ops dp_ops_raw = {
  8890. /* TODO */
  8891. };
  8892. #ifdef CONFIG_WIN
  8893. static struct cdp_pflow_ops dp_ops_pflow = {
  8894. dp_tx_flow_ctrl_configure_pdev,
  8895. };
  8896. #endif /* CONFIG_WIN */
  8897. #ifdef FEATURE_RUNTIME_PM
  8898. /**
  8899. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  8900. * @opaque_pdev: DP pdev context
  8901. *
  8902. * DP is ready to runtime suspend if there are no pending TX packets.
  8903. *
  8904. * Return: QDF_STATUS
  8905. */
  8906. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  8907. {
  8908. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8909. struct dp_soc *soc = pdev->soc;
  8910. /* Abort if there are any pending TX packets */
  8911. if (dp_get_tx_pending(opaque_pdev) > 0) {
  8912. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  8913. FL("Abort suspend due to pending TX packets"));
  8914. return QDF_STATUS_E_AGAIN;
  8915. }
  8916. if (soc->intr_mode == DP_INTR_POLL)
  8917. qdf_timer_stop(&soc->int_timer);
  8918. return QDF_STATUS_SUCCESS;
  8919. }
  8920. /**
  8921. * dp_runtime_resume() - ensure DP is ready to runtime resume
  8922. * @opaque_pdev: DP pdev context
  8923. *
  8924. * Resume DP for runtime PM.
  8925. *
  8926. * Return: QDF_STATUS
  8927. */
  8928. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  8929. {
  8930. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8931. struct dp_soc *soc = pdev->soc;
  8932. void *hal_srng;
  8933. int i;
  8934. if (soc->intr_mode == DP_INTR_POLL)
  8935. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8936. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  8937. hal_srng = soc->tcl_data_ring[i].hal_srng;
  8938. if (hal_srng) {
  8939. /* We actually only need to acquire the lock */
  8940. hal_srng_access_start(soc->hal_soc, hal_srng);
  8941. /* Update SRC ring head pointer for HW to send
  8942. all pending packets */
  8943. hal_srng_access_end(soc->hal_soc, hal_srng);
  8944. }
  8945. }
  8946. return QDF_STATUS_SUCCESS;
  8947. }
  8948. #endif /* FEATURE_RUNTIME_PM */
  8949. /**
  8950. * dp_tx_get_success_ack_stats() - get tx success completion count
  8951. * @opaque_pdev: dp pdev context
  8952. * @vdevid: vdev identifier
  8953. *
  8954. * Return: tx success ack count
  8955. */
  8956. static uint32_t dp_tx_get_success_ack_stats(struct cdp_pdev *pdev,
  8957. uint8_t vdev_id)
  8958. {
  8959. struct dp_vdev *vdev =
  8960. (struct dp_vdev *)dp_get_vdev_from_vdev_id_wifi3(pdev,
  8961. vdev_id);
  8962. struct dp_soc *soc = ((struct dp_pdev *)pdev)->soc;
  8963. struct cdp_vdev_stats *vdev_stats = NULL;
  8964. uint32_t tx_success;
  8965. if (!vdev) {
  8966. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  8967. FL("Invalid vdev id %d"), vdev_id);
  8968. return 0;
  8969. }
  8970. vdev_stats = qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  8971. if (!vdev_stats) {
  8972. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  8973. "DP alloc failure - unable to get alloc vdev stats");
  8974. return 0;
  8975. }
  8976. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  8977. dp_aggregate_vdev_stats(vdev, vdev_stats);
  8978. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  8979. tx_success = vdev_stats->tx.tx_success.num;
  8980. qdf_mem_free(vdev_stats);
  8981. return tx_success;
  8982. }
  8983. #ifndef CONFIG_WIN
  8984. static struct cdp_misc_ops dp_ops_misc = {
  8985. #ifdef FEATURE_WLAN_TDLS
  8986. .tx_non_std = dp_tx_non_std,
  8987. #endif /* FEATURE_WLAN_TDLS */
  8988. .get_opmode = dp_get_opmode,
  8989. #ifdef FEATURE_RUNTIME_PM
  8990. .runtime_suspend = dp_runtime_suspend,
  8991. .runtime_resume = dp_runtime_resume,
  8992. #endif /* FEATURE_RUNTIME_PM */
  8993. .pkt_log_init = dp_pkt_log_init,
  8994. .pkt_log_con_service = dp_pkt_log_con_service,
  8995. .get_num_rx_contexts = dp_get_num_rx_contexts,
  8996. .get_tx_ack_stats = dp_tx_get_success_ack_stats,
  8997. };
  8998. static struct cdp_flowctl_ops dp_ops_flowctl = {
  8999. /* WIFI 3.0 DP implement as required. */
  9000. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  9001. .flow_pool_map_handler = dp_tx_flow_pool_map,
  9002. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  9003. .register_pause_cb = dp_txrx_register_pause_cb,
  9004. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  9005. .tx_desc_thresh_reached = dp_tx_desc_thresh_reached,
  9006. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  9007. };
  9008. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  9009. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  9010. };
  9011. #ifdef IPA_OFFLOAD
  9012. static struct cdp_ipa_ops dp_ops_ipa = {
  9013. .ipa_get_resource = dp_ipa_get_resource,
  9014. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  9015. .ipa_op_response = dp_ipa_op_response,
  9016. .ipa_register_op_cb = dp_ipa_register_op_cb,
  9017. .ipa_get_stat = dp_ipa_get_stat,
  9018. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  9019. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  9020. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  9021. .ipa_setup = dp_ipa_setup,
  9022. .ipa_cleanup = dp_ipa_cleanup,
  9023. .ipa_setup_iface = dp_ipa_setup_iface,
  9024. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  9025. .ipa_enable_pipes = dp_ipa_enable_pipes,
  9026. .ipa_disable_pipes = dp_ipa_disable_pipes,
  9027. .ipa_set_perf_level = dp_ipa_set_perf_level,
  9028. .ipa_rx_intrabss_fwd = dp_ipa_rx_intrabss_fwd
  9029. };
  9030. #endif
  9031. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  9032. {
  9033. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  9034. struct dp_soc *soc = pdev->soc;
  9035. int timeout = SUSPEND_DRAIN_WAIT;
  9036. int drain_wait_delay = 50; /* 50 ms */
  9037. /* Abort if there are any pending TX packets */
  9038. while (dp_get_tx_pending(opaque_pdev) > 0) {
  9039. qdf_sleep(drain_wait_delay);
  9040. if (timeout <= 0) {
  9041. dp_err("TX frames are pending, abort suspend");
  9042. return QDF_STATUS_E_TIMEOUT;
  9043. }
  9044. timeout = timeout - drain_wait_delay;
  9045. }
  9046. if (soc->intr_mode == DP_INTR_POLL)
  9047. qdf_timer_stop(&soc->int_timer);
  9048. return QDF_STATUS_SUCCESS;
  9049. }
  9050. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  9051. {
  9052. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  9053. struct dp_soc *soc = pdev->soc;
  9054. if (soc->intr_mode == DP_INTR_POLL)
  9055. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  9056. return QDF_STATUS_SUCCESS;
  9057. }
  9058. static struct cdp_bus_ops dp_ops_bus = {
  9059. .bus_suspend = dp_bus_suspend,
  9060. .bus_resume = dp_bus_resume
  9061. };
  9062. static struct cdp_ocb_ops dp_ops_ocb = {
  9063. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  9064. };
  9065. static struct cdp_throttle_ops dp_ops_throttle = {
  9066. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  9067. };
  9068. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  9069. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  9070. };
  9071. static struct cdp_cfg_ops dp_ops_cfg = {
  9072. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  9073. };
  9074. /*
  9075. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  9076. * @dev: physical device instance
  9077. * @peer_mac_addr: peer mac address
  9078. * @local_id: local id for the peer
  9079. * @debug_id: to track enum peer access
  9080. *
  9081. * Return: peer instance pointer
  9082. */
  9083. static inline void *
  9084. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  9085. uint8_t *local_id,
  9086. enum peer_debug_id_type debug_id)
  9087. {
  9088. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  9089. struct dp_peer *peer;
  9090. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  9091. if (!peer)
  9092. return NULL;
  9093. *local_id = peer->local_id;
  9094. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  9095. return peer;
  9096. }
  9097. /*
  9098. * dp_peer_release_ref - release peer ref count
  9099. * @peer: peer handle
  9100. * @debug_id: to track enum peer access
  9101. *
  9102. * Return: None
  9103. */
  9104. static inline
  9105. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  9106. {
  9107. dp_peer_unref_delete(peer);
  9108. }
  9109. static struct cdp_peer_ops dp_ops_peer = {
  9110. .register_peer = dp_register_peer,
  9111. .clear_peer = dp_clear_peer,
  9112. .find_peer_by_addr = dp_find_peer_by_addr,
  9113. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  9114. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  9115. .peer_release_ref = dp_peer_release_ref,
  9116. .local_peer_id = dp_local_peer_id,
  9117. .peer_find_by_local_id = dp_peer_find_by_local_id,
  9118. .peer_state_update = dp_peer_state_update,
  9119. .get_vdevid = dp_get_vdevid,
  9120. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  9121. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  9122. .get_vdev_for_peer = dp_get_vdev_for_peer,
  9123. .get_peer_state = dp_get_peer_state,
  9124. };
  9125. #endif
  9126. static struct cdp_ops dp_txrx_ops = {
  9127. .cmn_drv_ops = &dp_ops_cmn,
  9128. .ctrl_ops = &dp_ops_ctrl,
  9129. .me_ops = &dp_ops_me,
  9130. .mon_ops = &dp_ops_mon,
  9131. .host_stats_ops = &dp_ops_host_stats,
  9132. .wds_ops = &dp_ops_wds,
  9133. .raw_ops = &dp_ops_raw,
  9134. #ifdef CONFIG_WIN
  9135. .pflow_ops = &dp_ops_pflow,
  9136. #endif /* CONFIG_WIN */
  9137. #ifndef CONFIG_WIN
  9138. .misc_ops = &dp_ops_misc,
  9139. .cfg_ops = &dp_ops_cfg,
  9140. .flowctl_ops = &dp_ops_flowctl,
  9141. .l_flowctl_ops = &dp_ops_l_flowctl,
  9142. #ifdef IPA_OFFLOAD
  9143. .ipa_ops = &dp_ops_ipa,
  9144. #endif
  9145. .bus_ops = &dp_ops_bus,
  9146. .ocb_ops = &dp_ops_ocb,
  9147. .peer_ops = &dp_ops_peer,
  9148. .throttle_ops = &dp_ops_throttle,
  9149. .mob_stats_ops = &dp_ops_mob_stats,
  9150. #endif
  9151. };
  9152. /*
  9153. * dp_soc_set_txrx_ring_map()
  9154. * @dp_soc: DP handler for soc
  9155. *
  9156. * Return: Void
  9157. */
  9158. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  9159. {
  9160. uint32_t i;
  9161. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  9162. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  9163. }
  9164. }
  9165. #ifdef QCA_WIFI_QCA8074
  9166. #ifndef QCA_MEM_ATTACH_ON_WIFI3
  9167. /**
  9168. * dp_soc_attach_wifi3() - Attach txrx SOC
  9169. * @ctrl_psoc: Opaque SOC handle from control plane
  9170. * @htc_handle: Opaque HTC handle
  9171. * @hif_handle: Opaque HIF handle
  9172. * @qdf_osdev: QDF device
  9173. * @ol_ops: Offload Operations
  9174. * @device_id: Device ID
  9175. *
  9176. * Return: DP SOC handle on success, NULL on failure
  9177. */
  9178. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  9179. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  9180. struct ol_if_ops *ol_ops, uint16_t device_id)
  9181. {
  9182. struct dp_soc *dp_soc = NULL;
  9183. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  9184. ol_ops, device_id);
  9185. if (!dp_soc)
  9186. return NULL;
  9187. if (!dp_soc_init(dp_soc, htc_handle, hif_handle))
  9188. return NULL;
  9189. return (void *)dp_soc;
  9190. }
  9191. #else
  9192. /**
  9193. * dp_soc_attach_wifi3() - Attach txrx SOC
  9194. * @ctrl_psoc: Opaque SOC handle from control plane
  9195. * @htc_handle: Opaque HTC handle
  9196. * @hif_handle: Opaque HIF handle
  9197. * @qdf_osdev: QDF device
  9198. * @ol_ops: Offload Operations
  9199. * @device_id: Device ID
  9200. *
  9201. * Return: DP SOC handle on success, NULL on failure
  9202. */
  9203. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  9204. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  9205. struct ol_if_ops *ol_ops, uint16_t device_id)
  9206. {
  9207. struct dp_soc *dp_soc = NULL;
  9208. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  9209. ol_ops, device_id);
  9210. return (void *)dp_soc;
  9211. }
  9212. #endif
  9213. /**
  9214. * dp_soc_attach() - Attach txrx SOC
  9215. * @ctrl_psoc: Opaque SOC handle from control plane
  9216. * @htc_handle: Opaque HTC handle
  9217. * @qdf_osdev: QDF device
  9218. * @ol_ops: Offload Operations
  9219. * @device_id: Device ID
  9220. *
  9221. * Return: DP SOC handle on success, NULL on failure
  9222. */
  9223. static struct dp_soc *
  9224. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  9225. struct ol_if_ops *ol_ops, uint16_t device_id)
  9226. {
  9227. int int_ctx;
  9228. struct dp_soc *soc = NULL;
  9229. struct htt_soc *htt_soc = NULL;
  9230. soc = qdf_mem_malloc(sizeof(*soc));
  9231. if (!soc) {
  9232. dp_err("DP SOC memory allocation failed");
  9233. goto fail0;
  9234. }
  9235. int_ctx = 0;
  9236. soc->device_id = device_id;
  9237. soc->cdp_soc.ops = &dp_txrx_ops;
  9238. soc->cdp_soc.ol_ops = ol_ops;
  9239. soc->ctrl_psoc = ctrl_psoc;
  9240. soc->osdev = qdf_osdev;
  9241. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  9242. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  9243. if (!soc->wlan_cfg_ctx) {
  9244. dp_err("wlan_cfg_ctx failed\n");
  9245. goto fail1;
  9246. }
  9247. htt_soc = qdf_mem_malloc(sizeof(*htt_soc));
  9248. if (!htt_soc) {
  9249. dp_err("HTT attach failed");
  9250. goto fail1;
  9251. }
  9252. soc->htt_handle = htt_soc;
  9253. htt_soc->dp_soc = soc;
  9254. htt_soc->htc_soc = htc_handle;
  9255. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  9256. goto fail2;
  9257. return (void *)soc;
  9258. fail2:
  9259. qdf_mem_free(htt_soc);
  9260. fail1:
  9261. qdf_mem_free(soc);
  9262. fail0:
  9263. return NULL;
  9264. }
  9265. /**
  9266. * dp_soc_init() - Initialize txrx SOC
  9267. * @dp_soc: Opaque DP SOC handle
  9268. * @htc_handle: Opaque HTC handle
  9269. * @hif_handle: Opaque HIF handle
  9270. *
  9271. * Return: DP SOC handle on success, NULL on failure
  9272. */
  9273. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle)
  9274. {
  9275. int target_type;
  9276. struct dp_soc *soc = (struct dp_soc *)dpsoc;
  9277. struct htt_soc *htt_soc = (struct htt_soc *)soc->htt_handle;
  9278. htt_soc->htc_soc = htc_handle;
  9279. soc->hif_handle = hif_handle;
  9280. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  9281. if (!soc->hal_soc)
  9282. return NULL;
  9283. htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc, htt_soc->htc_soc,
  9284. soc->hal_soc, soc->osdev);
  9285. target_type = hal_get_target_type(soc->hal_soc);
  9286. switch (target_type) {
  9287. case TARGET_TYPE_QCA6290:
  9288. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  9289. REO_DST_RING_SIZE_QCA6290);
  9290. soc->ast_override_support = 1;
  9291. soc->da_war_enabled = false;
  9292. break;
  9293. #ifdef QCA_WIFI_QCA6390
  9294. case TARGET_TYPE_QCA6390:
  9295. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  9296. REO_DST_RING_SIZE_QCA6290);
  9297. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  9298. soc->ast_override_support = 1;
  9299. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  9300. int int_ctx;
  9301. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  9302. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  9303. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  9304. }
  9305. }
  9306. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  9307. break;
  9308. #endif
  9309. case TARGET_TYPE_QCA8074:
  9310. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  9311. REO_DST_RING_SIZE_QCA8074);
  9312. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  9313. soc->hw_nac_monitor_support = 1;
  9314. soc->da_war_enabled = true;
  9315. break;
  9316. case TARGET_TYPE_QCA8074V2:
  9317. case TARGET_TYPE_QCA6018:
  9318. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  9319. REO_DST_RING_SIZE_QCA8074);
  9320. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  9321. soc->hw_nac_monitor_support = 1;
  9322. soc->ast_override_support = 1;
  9323. soc->per_tid_basize_max_tid = 8;
  9324. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  9325. soc->da_war_enabled = false;
  9326. break;
  9327. default:
  9328. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  9329. qdf_assert_always(0);
  9330. break;
  9331. }
  9332. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  9333. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  9334. soc->cce_disable = false;
  9335. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  9336. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  9337. CDP_CFG_MAX_PEER_ID);
  9338. if (ret != -EINVAL) {
  9339. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  9340. }
  9341. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  9342. CDP_CFG_CCE_DISABLE);
  9343. if (ret == 1)
  9344. soc->cce_disable = true;
  9345. }
  9346. qdf_spinlock_create(&soc->peer_ref_mutex);
  9347. qdf_spinlock_create(&soc->ast_lock);
  9348. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  9349. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  9350. /* fill the tx/rx cpu ring map*/
  9351. dp_soc_set_txrx_ring_map(soc);
  9352. qdf_spinlock_create(&soc->htt_stats.lock);
  9353. /* initialize work queue for stats processing */
  9354. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  9355. return soc;
  9356. }
  9357. /**
  9358. * dp_soc_init_wifi3() - Initialize txrx SOC
  9359. * @dp_soc: Opaque DP SOC handle
  9360. * @ctrl_psoc: Opaque SOC handle from control plane(Unused)
  9361. * @hif_handle: Opaque HIF handle
  9362. * @htc_handle: Opaque HTC handle
  9363. * @qdf_osdev: QDF device (Unused)
  9364. * @ol_ops: Offload Operations (Unused)
  9365. * @device_id: Device ID (Unused)
  9366. *
  9367. * Return: DP SOC handle on success, NULL on failure
  9368. */
  9369. void *dp_soc_init_wifi3(void *dpsoc, void *ctrl_psoc, void *hif_handle,
  9370. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  9371. struct ol_if_ops *ol_ops, uint16_t device_id)
  9372. {
  9373. return dp_soc_init(dpsoc, htc_handle, hif_handle);
  9374. }
  9375. #endif
  9376. /*
  9377. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  9378. *
  9379. * @soc: handle to DP soc
  9380. * @mac_id: MAC id
  9381. *
  9382. * Return: Return pdev corresponding to MAC
  9383. */
  9384. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  9385. {
  9386. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  9387. return soc->pdev_list[mac_id];
  9388. /* Typically for MCL as there only 1 PDEV*/
  9389. return soc->pdev_list[0];
  9390. }
  9391. /*
  9392. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  9393. * @soc: DP SoC context
  9394. * @max_mac_rings: No of MAC rings
  9395. *
  9396. * Return: None
  9397. */
  9398. static
  9399. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  9400. int *max_mac_rings)
  9401. {
  9402. bool dbs_enable = false;
  9403. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  9404. dbs_enable = soc->cdp_soc.ol_ops->
  9405. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  9406. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  9407. }
  9408. /*
  9409. * dp_is_soc_reinit() - Check if soc reinit is true
  9410. * @soc: DP SoC context
  9411. *
  9412. * Return: true or false
  9413. */
  9414. bool dp_is_soc_reinit(struct dp_soc *soc)
  9415. {
  9416. return soc->dp_soc_reinit;
  9417. }
  9418. /*
  9419. * dp_set_pktlog_wifi3() - attach txrx vdev
  9420. * @pdev: Datapath PDEV handle
  9421. * @event: which event's notifications are being subscribed to
  9422. * @enable: WDI event subscribe or not. (True or False)
  9423. *
  9424. * Return: Success, NULL on failure
  9425. */
  9426. #ifdef WDI_EVENT_ENABLE
  9427. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  9428. bool enable)
  9429. {
  9430. struct dp_soc *soc = NULL;
  9431. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  9432. int max_mac_rings = wlan_cfg_get_num_mac_rings
  9433. (pdev->wlan_cfg_ctx);
  9434. uint8_t mac_id = 0;
  9435. soc = pdev->soc;
  9436. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  9437. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  9438. FL("Max_mac_rings %d "),
  9439. max_mac_rings);
  9440. if (enable) {
  9441. switch (event) {
  9442. case WDI_EVENT_RX_DESC:
  9443. if (pdev->monitor_vdev) {
  9444. /* Nothing needs to be done if monitor mode is
  9445. * enabled
  9446. */
  9447. return 0;
  9448. }
  9449. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  9450. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  9451. htt_tlv_filter.mpdu_start = 1;
  9452. htt_tlv_filter.msdu_start = 1;
  9453. htt_tlv_filter.msdu_end = 1;
  9454. htt_tlv_filter.mpdu_end = 1;
  9455. htt_tlv_filter.packet_header = 1;
  9456. htt_tlv_filter.attention = 1;
  9457. htt_tlv_filter.ppdu_start = 1;
  9458. htt_tlv_filter.ppdu_end = 1;
  9459. htt_tlv_filter.ppdu_end_user_stats = 1;
  9460. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  9461. htt_tlv_filter.ppdu_end_status_done = 1;
  9462. htt_tlv_filter.enable_fp = 1;
  9463. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  9464. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  9465. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  9466. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  9467. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  9468. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  9469. htt_tlv_filter.offset_valid = false;
  9470. for (mac_id = 0; mac_id < max_mac_rings;
  9471. mac_id++) {
  9472. int mac_for_pdev =
  9473. dp_get_mac_id_for_pdev(mac_id,
  9474. pdev->pdev_id);
  9475. htt_h2t_rx_ring_cfg(soc->htt_handle,
  9476. mac_for_pdev,
  9477. pdev->rxdma_mon_status_ring[mac_id]
  9478. .hal_srng,
  9479. RXDMA_MONITOR_STATUS,
  9480. RX_BUFFER_SIZE,
  9481. &htt_tlv_filter);
  9482. }
  9483. if (soc->reap_timer_init)
  9484. qdf_timer_mod(&soc->mon_reap_timer,
  9485. DP_INTR_POLL_TIMER_MS);
  9486. }
  9487. break;
  9488. case WDI_EVENT_LITE_RX:
  9489. if (pdev->monitor_vdev) {
  9490. /* Nothing needs to be done if monitor mode is
  9491. * enabled
  9492. */
  9493. return 0;
  9494. }
  9495. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  9496. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  9497. htt_tlv_filter.ppdu_start = 1;
  9498. htt_tlv_filter.ppdu_end = 1;
  9499. htt_tlv_filter.ppdu_end_user_stats = 1;
  9500. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  9501. htt_tlv_filter.ppdu_end_status_done = 1;
  9502. htt_tlv_filter.mpdu_start = 1;
  9503. htt_tlv_filter.enable_fp = 1;
  9504. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  9505. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  9506. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  9507. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  9508. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  9509. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  9510. htt_tlv_filter.offset_valid = false;
  9511. for (mac_id = 0; mac_id < max_mac_rings;
  9512. mac_id++) {
  9513. int mac_for_pdev =
  9514. dp_get_mac_id_for_pdev(mac_id,
  9515. pdev->pdev_id);
  9516. htt_h2t_rx_ring_cfg(soc->htt_handle,
  9517. mac_for_pdev,
  9518. pdev->rxdma_mon_status_ring[mac_id]
  9519. .hal_srng,
  9520. RXDMA_MONITOR_STATUS,
  9521. RX_BUFFER_SIZE_PKTLOG_LITE,
  9522. &htt_tlv_filter);
  9523. }
  9524. if (soc->reap_timer_init)
  9525. qdf_timer_mod(&soc->mon_reap_timer,
  9526. DP_INTR_POLL_TIMER_MS);
  9527. }
  9528. break;
  9529. case WDI_EVENT_LITE_T2H:
  9530. if (pdev->monitor_vdev) {
  9531. /* Nothing needs to be done if monitor mode is
  9532. * enabled
  9533. */
  9534. return 0;
  9535. }
  9536. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  9537. int mac_for_pdev = dp_get_mac_id_for_pdev(
  9538. mac_id, pdev->pdev_id);
  9539. pdev->pktlog_ppdu_stats = true;
  9540. dp_h2t_cfg_stats_msg_send(pdev,
  9541. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  9542. mac_for_pdev);
  9543. }
  9544. break;
  9545. default:
  9546. /* Nothing needs to be done for other pktlog types */
  9547. break;
  9548. }
  9549. } else {
  9550. switch (event) {
  9551. case WDI_EVENT_RX_DESC:
  9552. case WDI_EVENT_LITE_RX:
  9553. if (pdev->monitor_vdev) {
  9554. /* Nothing needs to be done if monitor mode is
  9555. * enabled
  9556. */
  9557. return 0;
  9558. }
  9559. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  9560. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  9561. for (mac_id = 0; mac_id < max_mac_rings;
  9562. mac_id++) {
  9563. int mac_for_pdev =
  9564. dp_get_mac_id_for_pdev(mac_id,
  9565. pdev->pdev_id);
  9566. htt_h2t_rx_ring_cfg(soc->htt_handle,
  9567. mac_for_pdev,
  9568. pdev->rxdma_mon_status_ring[mac_id]
  9569. .hal_srng,
  9570. RXDMA_MONITOR_STATUS,
  9571. RX_BUFFER_SIZE,
  9572. &htt_tlv_filter);
  9573. }
  9574. if (soc->reap_timer_init)
  9575. qdf_timer_stop(&soc->mon_reap_timer);
  9576. }
  9577. break;
  9578. case WDI_EVENT_LITE_T2H:
  9579. if (pdev->monitor_vdev) {
  9580. /* Nothing needs to be done if monitor mode is
  9581. * enabled
  9582. */
  9583. return 0;
  9584. }
  9585. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  9586. * passing value 0. Once these macros will define in htt
  9587. * header file will use proper macros
  9588. */
  9589. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  9590. int mac_for_pdev =
  9591. dp_get_mac_id_for_pdev(mac_id,
  9592. pdev->pdev_id);
  9593. pdev->pktlog_ppdu_stats = false;
  9594. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  9595. dp_h2t_cfg_stats_msg_send(pdev, 0,
  9596. mac_for_pdev);
  9597. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  9598. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  9599. mac_for_pdev);
  9600. } else if (pdev->enhanced_stats_en) {
  9601. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  9602. mac_for_pdev);
  9603. }
  9604. }
  9605. break;
  9606. default:
  9607. /* Nothing needs to be done for other pktlog types */
  9608. break;
  9609. }
  9610. }
  9611. return 0;
  9612. }
  9613. #endif
  9614. /**
  9615. * dp_bucket_index() - Return index from array
  9616. *
  9617. * @delay: delay measured
  9618. * @array: array used to index corresponding delay
  9619. *
  9620. * Return: index
  9621. */
  9622. static uint8_t dp_bucket_index(uint32_t delay, uint16_t *array)
  9623. {
  9624. uint8_t i = CDP_DELAY_BUCKET_0;
  9625. for (; i < CDP_DELAY_BUCKET_MAX; i++) {
  9626. if (delay >= array[i] && delay <= array[i + 1])
  9627. return i;
  9628. }
  9629. return (CDP_DELAY_BUCKET_MAX - 1);
  9630. }
  9631. /**
  9632. * dp_fill_delay_buckets() - Fill delay statistics bucket for each
  9633. * type of delay
  9634. *
  9635. * @pdev: pdev handle
  9636. * @delay: delay in ms
  9637. * @t: tid value
  9638. * @mode: type of tx delay mode
  9639. * Return: pointer to cdp_delay_stats structure
  9640. */
  9641. static struct cdp_delay_stats *
  9642. dp_fill_delay_buckets(struct dp_pdev *pdev, uint32_t delay,
  9643. uint8_t tid, uint8_t mode)
  9644. {
  9645. uint8_t delay_index = 0;
  9646. struct cdp_tid_tx_stats *tstats =
  9647. &pdev->stats.tid_stats.tid_tx_stats[tid];
  9648. struct cdp_tid_rx_stats *rstats =
  9649. &pdev->stats.tid_stats.tid_rx_stats[tid];
  9650. /*
  9651. * cdp_fw_to_hw_delay_range
  9652. * Fw to hw delay ranges in milliseconds
  9653. */
  9654. uint16_t cdp_fw_to_hw_delay[CDP_DELAY_BUCKET_MAX] = {
  9655. 0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 250, 500};
  9656. /*
  9657. * cdp_sw_enq_delay_range
  9658. * Software enqueue delay ranges in milliseconds
  9659. */
  9660. uint16_t cdp_sw_enq_delay[CDP_DELAY_BUCKET_MAX] = {
  9661. 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12};
  9662. /*
  9663. * cdp_intfrm_delay_range
  9664. * Interframe delay ranges in milliseconds
  9665. */
  9666. uint16_t cdp_intfrm_delay[CDP_DELAY_BUCKET_MAX] = {
  9667. 0, 5, 10, 15, 20, 25, 30, 35, 40, 45, 50, 55, 60};
  9668. /*
  9669. * Update delay stats in proper bucket
  9670. */
  9671. switch (mode) {
  9672. /* Software Enqueue delay ranges */
  9673. case CDP_DELAY_STATS_SW_ENQ:
  9674. delay_index = dp_bucket_index(delay, cdp_sw_enq_delay);
  9675. tstats->swq_delay.delay_bucket[delay_index]++;
  9676. return &tstats->swq_delay;
  9677. /* Tx Completion delay ranges */
  9678. case CDP_DELAY_STATS_FW_HW_TRANSMIT:
  9679. delay_index = dp_bucket_index(delay, cdp_fw_to_hw_delay);
  9680. tstats->hwtx_delay.delay_bucket[delay_index]++;
  9681. return &tstats->hwtx_delay;
  9682. /* Interframe tx delay ranges */
  9683. case CDP_DELAY_STATS_TX_INTERFRAME:
  9684. delay_index = dp_bucket_index(delay, cdp_intfrm_delay);
  9685. tstats->intfrm_delay.delay_bucket[delay_index]++;
  9686. return &tstats->intfrm_delay;
  9687. /* Interframe rx delay ranges */
  9688. case CDP_DELAY_STATS_RX_INTERFRAME:
  9689. delay_index = dp_bucket_index(delay, cdp_intfrm_delay);
  9690. rstats->intfrm_delay.delay_bucket[delay_index]++;
  9691. return &rstats->intfrm_delay;
  9692. /* Ring reap to indication to network stack */
  9693. case CDP_DELAY_STATS_REAP_STACK:
  9694. delay_index = dp_bucket_index(delay, cdp_intfrm_delay);
  9695. rstats->to_stack_delay.delay_bucket[delay_index]++;
  9696. return &rstats->to_stack_delay;
  9697. default:
  9698. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  9699. "%s Incorrect delay mode: %d", __func__, mode);
  9700. }
  9701. return NULL;
  9702. }
  9703. /**
  9704. * dp_update_delay_stats() - Update delay statistics in structure
  9705. * and fill min, max and avg delay
  9706. *
  9707. * @pdev: pdev handle
  9708. * @delay: delay in ms
  9709. * @tid: tid value
  9710. * @mode: type of tx delay mode
  9711. * Return: none
  9712. */
  9713. void dp_update_delay_stats(struct dp_pdev *pdev, uint32_t delay,
  9714. uint8_t tid, uint8_t mode)
  9715. {
  9716. struct cdp_delay_stats *dstats = NULL;
  9717. /*
  9718. * Delay ranges are different for different delay modes
  9719. * Get the correct index to update delay bucket
  9720. */
  9721. dstats = dp_fill_delay_buckets(pdev, delay, tid, mode);
  9722. if (qdf_unlikely(!dstats))
  9723. return;
  9724. if (delay != 0) {
  9725. /*
  9726. * Compute minimum,average and maximum
  9727. * delay
  9728. */
  9729. if (delay < dstats->min_delay)
  9730. dstats->min_delay = delay;
  9731. if (delay > dstats->max_delay)
  9732. dstats->max_delay = delay;
  9733. /*
  9734. * Average over delay measured till now
  9735. */
  9736. if (!dstats->avg_delay)
  9737. dstats->avg_delay = delay;
  9738. else
  9739. dstats->avg_delay = ((delay + dstats->avg_delay) / 2);
  9740. }
  9741. }