hal_rh_generic_api.c 25 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "hal_rh_api.h"
  20. #include "hal_rx.h"
  21. #include "hal_rh_rx.h"
  22. #include "hal_tx.h"
  23. #include <hal_api_mon.h>
  24. static uint32_t hal_get_reo_qdesc_size_rh(uint32_t ba_window_size,
  25. int tid)
  26. {
  27. return 0;
  28. }
  29. static uint16_t hal_get_rx_max_ba_window_rh(int tid)
  30. {
  31. return 0;
  32. }
  33. static void hal_set_link_desc_addr_rh(void *desc, uint32_t cookie,
  34. qdf_dma_addr_t link_desc_paddr,
  35. uint8_t bm_id)
  36. {
  37. }
  38. static void hal_tx_init_data_ring_rh(hal_soc_handle_t hal_soc_hdl,
  39. hal_ring_handle_t hal_ring_hdl)
  40. {
  41. }
  42. static void hal_get_ba_aging_timeout_rh(hal_soc_handle_t hal_soc_hdl,
  43. uint8_t ac, uint32_t *value)
  44. {
  45. }
  46. static void hal_set_ba_aging_timeout_rh(hal_soc_handle_t hal_soc_hdl,
  47. uint8_t ac, uint32_t value)
  48. {
  49. }
  50. static uint32_t hal_get_reo_reg_base_offset_rh(void)
  51. {
  52. return 0;
  53. }
  54. static void hal_rx_reo_buf_paddr_get_rh(hal_ring_desc_t rx_desc,
  55. struct hal_buf_info *buf_info)
  56. {
  57. }
  58. static void
  59. hal_rx_msdu_link_desc_set_rh(hal_soc_handle_t hal_soc_hdl,
  60. void *src_srng_desc,
  61. hal_buff_addrinfo_t buf_addr_info,
  62. uint8_t bm_action)
  63. {
  64. }
  65. static
  66. void hal_rx_buf_cookie_rbm_get_rh(uint32_t *buf_addr_info_hdl,
  67. hal_buf_info_t buf_info_hdl)
  68. {
  69. }
  70. static uint8_t hal_rx_ret_buf_manager_get_rh(hal_ring_desc_t ring_desc)
  71. {
  72. return 0;
  73. }
  74. static uint32_t hal_rx_get_reo_error_code_rh(hal_ring_desc_t rx_desc)
  75. {
  76. return 0;
  77. }
  78. static uint32_t
  79. hal_gen_reo_remap_val_generic_rh(enum hal_reo_remap_reg remap_reg,
  80. uint8_t *ix0_map)
  81. {
  82. return 0;
  83. }
  84. static void hal_rx_mpdu_desc_info_get_rh(void *desc_addr,
  85. void *mpdu_desc_info_hdl)
  86. {
  87. }
  88. static uint8_t hal_rx_err_status_get_rh(hal_ring_desc_t rx_desc)
  89. {
  90. return 0;
  91. }
  92. static uint8_t hal_rx_reo_buf_type_get_rh(hal_ring_desc_t rx_desc)
  93. {
  94. return 0;
  95. }
  96. static uint32_t hal_rx_wbm_err_src_get_rh(hal_ring_desc_t ring_desc)
  97. {
  98. return 0;
  99. }
  100. static void
  101. hal_rx_wbm_rel_buf_paddr_get_rh(hal_ring_desc_t rx_desc,
  102. struct hal_buf_info *buf_info)
  103. {
  104. }
  105. static int hal_reo_send_cmd_rh(hal_soc_handle_t hal_soc_hdl,
  106. hal_ring_handle_t hal_ring_hdl,
  107. enum hal_reo_cmd_type cmd,
  108. void *params)
  109. {
  110. return 0;
  111. }
  112. static void
  113. hal_reo_qdesc_setup_rh(hal_soc_handle_t hal_soc_hdl, int tid,
  114. uint32_t ba_window_size,
  115. uint32_t start_seq, void *hw_qdesc_vaddr,
  116. qdf_dma_addr_t hw_qdesc_paddr,
  117. int pn_type, uint8_t vdev_stats_id)
  118. {
  119. }
  120. static inline uint32_t
  121. hal_rx_msdu_reo_dst_ind_get_rh(hal_soc_handle_t hal_soc_hdl,
  122. void *msdu_link_desc)
  123. {
  124. return 0;
  125. }
  126. static inline void
  127. hal_msdu_desc_info_set_rh(hal_soc_handle_t hal_soc_hdl,
  128. void *msdu_desc, uint32_t dst_ind,
  129. uint32_t nbuf_len)
  130. {
  131. }
  132. static inline void
  133. hal_mpdu_desc_info_set_rh(hal_soc_handle_t hal_soc_hdl, void *ent_desc,
  134. void *mpdu_desc, uint32_t seq_no)
  135. {
  136. }
  137. static QDF_STATUS hal_reo_status_update_rh(hal_soc_handle_t hal_soc_hdl,
  138. hal_ring_desc_t reo_desc,
  139. void *st_handle,
  140. uint32_t tlv, int *num_ref)
  141. {
  142. return QDF_STATUS_SUCCESS;
  143. }
  144. static uint8_t hal_get_tlv_hdr_size_rh(void)
  145. {
  146. return sizeof(struct tlv_32_hdr);
  147. }
  148. static inline
  149. uint8_t *hal_get_reo_ent_desc_qdesc_addr_rh(uint8_t *desc)
  150. {
  151. return 0;
  152. }
  153. static inline
  154. void hal_set_reo_ent_desc_reo_dest_ind_rh(uint8_t *desc,
  155. uint32_t dst_ind)
  156. {
  157. }
  158. static uint64_t hal_rx_get_qdesc_addr_rh(uint8_t *dst_ring_desc,
  159. uint8_t *buf)
  160. {
  161. return 0;
  162. }
  163. static uint8_t hal_get_idle_link_bm_id_rh(uint8_t chip_id)
  164. {
  165. return 0;
  166. }
  167. /*
  168. * hal_rx_msdu_is_wlan_mcast_generic_rh(): Check if the buffer is for multicast
  169. * address
  170. * @nbuf: Network buffer
  171. *
  172. * Returns: flag to indicate whether the nbuf has MC/BC address
  173. */
  174. static uint32_t hal_rx_msdu_is_wlan_mcast_generic_rh(qdf_nbuf_t nbuf)
  175. {
  176. uint8_t *buf = qdf_nbuf_data(nbuf);
  177. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  178. struct rx_attention *rx_attn = &pkt_tlvs->attn_tlv.rx_attn;
  179. return rx_attn->mcast_bcast;
  180. }
  181. /**
  182. * hal_rx_tlv_decap_format_get_rh() - Get packet decap format from the TLV
  183. * @hw_desc_addr: rx tlv desc
  184. *
  185. * Return: pkt decap format
  186. */
  187. static uint32_t hal_rx_tlv_decap_format_get_rh(void *hw_desc_addr)
  188. {
  189. struct rx_msdu_start *rx_msdu_start;
  190. struct rx_pkt_tlvs *rx_desc = (struct rx_pkt_tlvs *)hw_desc_addr;
  191. rx_msdu_start = &rx_desc->msdu_start_tlv.rx_msdu_start;
  192. return HAL_RX_GET(rx_msdu_start, RX_MSDU_START_2, DECAP_FORMAT);
  193. }
  194. /**
  195. * hal_rx_dump_pkt_tlvs_rh(): API to print all member elements of
  196. * RX TLVs
  197. * @hal_soc_hdl: HAL SOC handle
  198. * @buf: pointer the pkt buffer
  199. * @dbg_level: log level
  200. *
  201. * Return: void
  202. */
  203. static void hal_rx_dump_pkt_tlvs_rh(hal_soc_handle_t hal_soc_hdl,
  204. uint8_t *buf, uint8_t dbg_level)
  205. {
  206. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  207. struct hal_soc *hal_soc = (struct hal_soc *)hal_soc_hdl;
  208. hal_rx_dump_msdu_end_tlv(hal_soc, pkt_tlvs, dbg_level);
  209. hal_rx_dump_rx_attention_tlv(hal_soc, pkt_tlvs, dbg_level);
  210. hal_rx_dump_msdu_start_tlv(hal_soc, pkt_tlvs, dbg_level);
  211. hal_rx_dump_mpdu_start_tlv(hal_soc, pkt_tlvs, dbg_level);
  212. hal_rx_dump_mpdu_end_tlv(hal_soc, pkt_tlvs, dbg_level);
  213. hal_rx_dump_pkt_hdr_tlv(hal_soc, pkt_tlvs, dbg_level);
  214. }
  215. /**
  216. * hal_rx_tlv_get_offload_info_rh() - Get the offload info from TLV
  217. * @rx_tlv: RX tlv start address in buffer
  218. * @offload_info: Buffer to store the offload info
  219. *
  220. * Return: 0 on success, -EINVAL on failure.
  221. */
  222. static int
  223. hal_rx_tlv_get_offload_info_rh(uint8_t *rx_tlv,
  224. struct hal_offload_info *offload_info)
  225. {
  226. offload_info->flow_id = HAL_RX_TLV_GET_FLOW_ID_TOEPLITZ(rx_tlv);
  227. offload_info->ipv6_proto = HAL_RX_TLV_GET_IPV6(rx_tlv);
  228. offload_info->lro_eligible = HAL_RX_TLV_GET_LRO_ELIGIBLE(rx_tlv);
  229. offload_info->tcp_proto = HAL_RX_TLV_GET_TCP_PROTO(rx_tlv);
  230. if (offload_info->tcp_proto) {
  231. offload_info->tcp_pure_ack =
  232. HAL_RX_TLV_GET_TCP_PURE_ACK(rx_tlv);
  233. offload_info->tcp_offset = HAL_RX_TLV_GET_TCP_OFFSET(rx_tlv);
  234. offload_info->tcp_win = HAL_RX_TLV_GET_TCP_WIN(rx_tlv);
  235. offload_info->tcp_seq_num = HAL_RX_TLV_GET_TCP_SEQ(rx_tlv);
  236. offload_info->tcp_ack_num = HAL_RX_TLV_GET_TCP_ACK(rx_tlv);
  237. }
  238. return 0;
  239. }
  240. /*
  241. * hal_rx_attn_phy_ppdu_id_get_rh(): get phy_ppdu_id value
  242. * from rx attention
  243. * @buf: pointer to rx_pkt_tlvs
  244. *
  245. * Return: phy_ppdu_id
  246. */
  247. static uint16_t hal_rx_attn_phy_ppdu_id_get_rh(uint8_t *buf)
  248. {
  249. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  250. struct rx_attention *rx_attn = &pkt_tlvs->attn_tlv.rx_attn;
  251. uint16_t phy_ppdu_id;
  252. phy_ppdu_id = HAL_RX_ATTN_PHY_PPDU_ID_GET(rx_attn);
  253. return phy_ppdu_id;
  254. }
  255. /**
  256. * hal_rx_msdu_start_msdu_len_get_rh(): API to get the MSDU length
  257. * from rx_msdu_start TLV
  258. *
  259. * @buf: pointer to the start of RX PKT TLV headers
  260. *
  261. * Return: msdu length
  262. */
  263. static uint32_t hal_rx_msdu_start_msdu_len_get_rh(uint8_t *buf)
  264. {
  265. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  266. struct rx_msdu_start *msdu_start =
  267. &pkt_tlvs->msdu_start_tlv.rx_msdu_start;
  268. uint32_t msdu_len;
  269. msdu_len = HAL_RX_MSDU_START_MSDU_LEN_GET(msdu_start);
  270. return msdu_len;
  271. }
  272. /**
  273. * hal_rx_get_proto_params_rh() - Get l4 proto values from TLV
  274. * @buf: rx tlv address
  275. * @proto_params: Buffer to store proto parameters
  276. *
  277. * Return: 0 on success.
  278. */
  279. static int hal_rx_get_proto_params_rh(uint8_t *buf, void *proto_params)
  280. {
  281. struct hal_proto_params *param =
  282. (struct hal_proto_params *)proto_params;
  283. param->tcp_proto = HAL_RX_TLV_GET_TCP_PROTO(buf);
  284. param->udp_proto = HAL_RX_TLV_GET_UDP_PROTO(buf);
  285. param->ipv6_proto = HAL_RX_TLV_GET_IPV6(buf);
  286. return 0;
  287. }
  288. /**
  289. * hal_rx_get_l3_l4_offsets_rh() - Get l3/l4 header offset from TLV
  290. * @buf: rx tlv start address
  291. * @l3_hdr_offset: buffer to store l3 offset
  292. * @l4_hdr_offset: buffer to store l4 offset
  293. *
  294. * Return: 0 on success.
  295. */
  296. static int hal_rx_get_l3_l4_offsets_rh(uint8_t *buf, uint32_t *l3_hdr_offset,
  297. uint32_t *l4_hdr_offset)
  298. {
  299. *l3_hdr_offset = HAL_RX_TLV_GET_IP_OFFSET(buf);
  300. *l4_hdr_offset = HAL_RX_TLV_GET_TCP_OFFSET(buf);
  301. return 0;
  302. }
  303. /**
  304. * hal_rx_tlv_get_pn_num_rh() - Get packet number from RX TLV
  305. * @buf: rx tlv address
  306. * @pn_num: buffer to store packet number
  307. *
  308. * Return: None
  309. */
  310. static inline void hal_rx_tlv_get_pn_num_rh(uint8_t *buf, uint64_t *pn_num)
  311. {
  312. struct rx_pkt_tlvs *rx_pkt_tlv =
  313. (struct rx_pkt_tlvs *)buf;
  314. struct rx_mpdu_info *rx_mpdu_info_details =
  315. &rx_pkt_tlv->mpdu_start_tlv.rx_mpdu_start.rx_mpdu_info_details;
  316. pn_num[0] = rx_mpdu_info_details->pn_31_0;
  317. pn_num[0] |=
  318. ((uint64_t)rx_mpdu_info_details->pn_63_32 << 32);
  319. pn_num[1] = rx_mpdu_info_details->pn_95_64;
  320. pn_num[1] |=
  321. ((uint64_t)rx_mpdu_info_details->pn_127_96 << 32);
  322. }
  323. #ifdef NO_RX_PKT_HDR_TLV
  324. /**
  325. * hal_rx_pkt_hdr_get_rh() - Get rx packet header start address.
  326. * @buf: packet start address
  327. *
  328. * Return: packet data start address.
  329. */
  330. static inline uint8_t *hal_rx_pkt_hdr_get_rh(uint8_t *buf)
  331. {
  332. return buf + RX_PKT_TLVS_LEN;
  333. }
  334. #else
  335. static inline uint8_t *hal_rx_pkt_hdr_get_rh(uint8_t *buf)
  336. {
  337. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  338. return pkt_tlvs->pkt_hdr_tlv.rx_pkt_hdr;
  339. }
  340. #endif
  341. /**
  342. * hal_rx_priv_info_set_in_tlv_rh(): Save the private info to
  343. * the reserved bytes of rx_tlv_hdr
  344. * @buf: start of rx_tlv_hdr
  345. * @priv_data: hal_wbm_err_desc_info structure
  346. * @len: length of the private data
  347. * Return: void
  348. */
  349. static inline void
  350. hal_rx_priv_info_set_in_tlv_rh(uint8_t *buf, uint8_t *priv_data,
  351. uint32_t len)
  352. {
  353. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  354. uint32_t copy_len = (len > RX_PADDING0_BYTES) ?
  355. RX_PADDING0_BYTES : len;
  356. qdf_mem_copy(pkt_tlvs->rx_padding0, priv_data, copy_len);
  357. }
  358. /**
  359. * hal_rx_priv_info_get_from_tlv_rh(): retrieve the private data from
  360. * the reserved bytes of rx_tlv_hdr.
  361. * @buf: start of rx_tlv_hdr
  362. * @priv_data: hal_wbm_err_desc_info structure
  363. * @len: length of the private data
  364. * Return: void
  365. */
  366. static inline void
  367. hal_rx_priv_info_get_from_tlv_rh(uint8_t *buf, uint8_t *priv_data,
  368. uint32_t len)
  369. {
  370. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  371. uint32_t copy_len = (len > RX_PADDING0_BYTES) ?
  372. RX_PADDING0_BYTES : len;
  373. qdf_mem_copy(priv_data, pkt_tlvs->rx_padding0, copy_len);
  374. }
  375. /**
  376. * hal_rx_get_tlv_size_generic_rh() - Get rx packet tlv size
  377. * @rx_pkt_tlv_size: TLV size for regular RX packets
  378. * @rx_mon_pkt_tlv_size: TLV size for monitor mode packets
  379. *
  380. * Return: size of rx pkt tlv before the actual data
  381. */
  382. static void hal_rx_get_tlv_size_generic_rh(uint16_t *rx_pkt_tlv_size,
  383. uint16_t *rx_mon_pkt_tlv_size)
  384. {
  385. *rx_pkt_tlv_size = RX_PKT_TLVS_LEN;
  386. *rx_mon_pkt_tlv_size = SIZE_OF_MONITOR_TLV;
  387. }
  388. /*
  389. * hal_rxdma_buff_addr_info_set() - set the buffer_addr_info of the
  390. * rxdma ring entry.
  391. * @rxdma_entry: descriptor entry
  392. * @paddr: physical address of nbuf data pointer.
  393. * @cookie: SW cookie used as a index to SW rx desc.
  394. * @manager: who owns the nbuf (host, NSS, etc...).
  395. *
  396. */
  397. static void
  398. hal_rxdma_buff_addr_info_set_rh(void *rxdma_entry, qdf_dma_addr_t paddr,
  399. uint32_t cookie, uint8_t manager)
  400. {
  401. uint32_t paddr_lo = ((u64)paddr & 0x00000000ffffffff);
  402. uint32_t paddr_hi = ((u64)paddr & 0xffffffff00000000) >> 32;
  403. HAL_RXDMA_PADDR_LO_SET(rxdma_entry, paddr_lo);
  404. HAL_RXDMA_PADDR_HI_SET(rxdma_entry, paddr_hi);
  405. HAL_RXDMA_COOKIE_SET(rxdma_entry, cookie);
  406. HAL_RXDMA_MANAGER_SET(rxdma_entry, manager);
  407. }
  408. /**
  409. * hal_rx_tlv_csum_err_get_rh() - Get IP and tcp-udp checksum fail flag
  410. * @rx_tlv_hdr: start address of rx_tlv_hdr
  411. * @ip_csum_err: buffer to return ip_csum_fail flag
  412. * @tcp_udp_csum_err: placeholder to return tcp-udp checksum fail flag
  413. *
  414. * Return: None
  415. */
  416. static inline void
  417. hal_rx_tlv_csum_err_get_rh(uint8_t *rx_tlv_hdr, uint32_t *ip_csum_err,
  418. uint32_t *tcp_udp_csum_err)
  419. {
  420. *ip_csum_err = hal_rx_attn_ip_cksum_fail_get(rx_tlv_hdr);
  421. *tcp_udp_csum_err = hal_rx_attn_tcp_udp_cksum_fail_get(rx_tlv_hdr);
  422. }
  423. static void
  424. hal_rx_tlv_get_pkt_capture_flags_rh(uint8_t *rx_tlv_pkt_hdr,
  425. struct hal_rx_pkt_capture_flags *flags)
  426. {
  427. struct rx_pkt_tlvs *rx_tlv_hdr = (struct rx_pkt_tlvs *)rx_tlv_pkt_hdr;
  428. struct rx_attention *rx_attn = &rx_tlv_hdr->attn_tlv.rx_attn;
  429. struct rx_mpdu_start *mpdu_start =
  430. &rx_tlv_hdr->mpdu_start_tlv.rx_mpdu_start;
  431. struct rx_mpdu_end *mpdu_end = &rx_tlv_hdr->mpdu_end_tlv.rx_mpdu_end;
  432. struct rx_msdu_start *msdu_start =
  433. &rx_tlv_hdr->msdu_start_tlv.rx_msdu_start;
  434. flags->encrypt_type = mpdu_start->rx_mpdu_info_details.encrypt_type;
  435. flags->fcs_err = mpdu_end->fcs_err;
  436. flags->fragment_flag = rx_attn->fragment_flag;
  437. flags->chan_freq = HAL_RX_MSDU_START_FREQ_GET(msdu_start);
  438. flags->rssi_comb = HAL_RX_MSDU_START_RSSI_GET(msdu_start);
  439. flags->tsft = msdu_start->ppdu_start_timestamp;
  440. }
  441. static inline bool
  442. hal_rx_mpdu_info_ampdu_flag_get_rh(uint8_t *buf)
  443. {
  444. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  445. struct rx_mpdu_start *mpdu_start =
  446. &pkt_tlvs->mpdu_start_tlv.rx_mpdu_start;
  447. struct rx_mpdu_info *mpdu_info = &mpdu_start->rx_mpdu_info_details;
  448. bool ampdu_flag;
  449. ampdu_flag = HAL_RX_MPDU_INFO_AMPDU_FLAG_GET(mpdu_info);
  450. return ampdu_flag;
  451. }
  452. static
  453. uint32_t hal_rx_tlv_mpdu_len_err_get_rh(void *hw_desc_addr)
  454. {
  455. struct rx_attention *rx_attn;
  456. struct rx_mon_pkt_tlvs *rx_desc =
  457. (struct rx_mon_pkt_tlvs *)hw_desc_addr;
  458. rx_attn = &rx_desc->attn_tlv.rx_attn;
  459. return HAL_RX_GET(rx_attn, RX_ATTENTION_1, MPDU_LENGTH_ERR);
  460. }
  461. static
  462. uint32_t hal_rx_tlv_mpdu_fcs_err_get_rh(void *hw_desc_addr)
  463. {
  464. struct rx_attention *rx_attn;
  465. struct rx_mon_pkt_tlvs *rx_desc =
  466. (struct rx_mon_pkt_tlvs *)hw_desc_addr;
  467. rx_attn = &rx_desc->attn_tlv.rx_attn;
  468. return HAL_RX_GET(rx_attn, RX_ATTENTION_1, FCS_ERR);
  469. }
  470. #ifdef NO_RX_PKT_HDR_TLV
  471. static uint8_t *hal_rx_desc_get_80211_hdr_rh(void *hw_desc_addr)
  472. {
  473. uint8_t *rx_pkt_hdr;
  474. struct rx_mon_pkt_tlvs *rx_desc =
  475. (struct rx_mon_pkt_tlvs *)hw_desc_addr;
  476. rx_pkt_hdr = &rx_desc->pkt_hdr_tlv.rx_pkt_hdr[0];
  477. return rx_pkt_hdr;
  478. }
  479. #else
  480. static uint8_t *hal_rx_desc_get_80211_hdr_rh(void *hw_desc_addr)
  481. {
  482. uint8_t *rx_pkt_hdr;
  483. struct rx_pkt_tlvs *rx_desc = (struct rx_pkt_tlvs *)hw_desc_addr;
  484. rx_pkt_hdr = &rx_desc->pkt_hdr_tlv.rx_pkt_hdr[0];
  485. return rx_pkt_hdr;
  486. }
  487. #endif
  488. static uint32_t hal_rx_hw_desc_mpdu_user_id_rh(void *hw_desc_addr)
  489. {
  490. struct rx_mon_pkt_tlvs *rx_desc =
  491. (struct rx_mon_pkt_tlvs *)hw_desc_addr;
  492. uint32_t user_id;
  493. user_id = HAL_RX_GET_USER_TLV32_USERID(
  494. &rx_desc->mpdu_start_tlv);
  495. return user_id;
  496. }
  497. /**
  498. * hal_rx_msdu_start_msdu_len_set_rh(): API to set the MSDU length
  499. * from rx_msdu_start TLV
  500. *
  501. * @buf: pointer to the start of RX PKT TLV headers
  502. * @len: msdu length
  503. *
  504. * Return: none
  505. */
  506. static inline void
  507. hal_rx_msdu_start_msdu_len_set_rh(uint8_t *buf, uint32_t len)
  508. {
  509. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  510. struct rx_msdu_start *msdu_start =
  511. &pkt_tlvs->msdu_start_tlv.rx_msdu_start;
  512. void *wrd1;
  513. wrd1 = (uint8_t *)msdu_start + RX_MSDU_START_1_MSDU_LENGTH_OFFSET;
  514. *(uint32_t *)wrd1 &= (~RX_MSDU_START_1_MSDU_LENGTH_MASK);
  515. *(uint32_t *)wrd1 |= len;
  516. }
  517. /*
  518. * hal_rx_tlv_bw_get_rh(): API to get the Bandwidth
  519. * Interval from rx_msdu_start
  520. *
  521. * @buf: pointer to the start of RX PKT TLV header
  522. * Return: uint32_t(bw)
  523. */
  524. static inline uint32_t hal_rx_tlv_bw_get_rh(uint8_t *buf)
  525. {
  526. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  527. struct rx_msdu_start *msdu_start =
  528. &pkt_tlvs->msdu_start_tlv.rx_msdu_start;
  529. uint32_t bw;
  530. bw = HAL_RX_MSDU_START_BW_GET(msdu_start);
  531. return bw;
  532. }
  533. /*
  534. * hal_rx_tlv_get_freq_rh(): API to get the frequency of operating channel
  535. * from rx_msdu_start
  536. *
  537. * @buf: pointer to the start of RX PKT TLV header
  538. * Return: uint32_t(frequency)
  539. */
  540. static inline uint32_t
  541. hal_rx_tlv_get_freq_rh(uint8_t *buf)
  542. {
  543. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  544. struct rx_msdu_start *msdu_start =
  545. &pkt_tlvs->msdu_start_tlv.rx_msdu_start;
  546. uint32_t freq;
  547. freq = HAL_RX_MSDU_START_FREQ_GET(msdu_start);
  548. return freq;
  549. }
  550. /**
  551. * hal_rx_tlv_sgi_get_rh(): API to get the Short Guard
  552. * Interval from rx_msdu_start TLV
  553. *
  554. * @buf: pointer to the start of RX PKT TLV headers
  555. * Return: uint32_t(sgi)
  556. */
  557. static inline uint32_t
  558. hal_rx_tlv_sgi_get_rh(uint8_t *buf)
  559. {
  560. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  561. struct rx_msdu_start *msdu_start =
  562. &pkt_tlvs->msdu_start_tlv.rx_msdu_start;
  563. uint32_t sgi;
  564. sgi = HAL_RX_MSDU_START_SGI_GET(msdu_start);
  565. return sgi;
  566. }
  567. /**
  568. * hal_rx_tlv_rate_mcs_get_rh(): API to get the MCS rate
  569. * from rx_msdu_start TLV
  570. *
  571. * @buf: pointer to the start of RX PKT TLV headers
  572. * Return: uint32_t(rate_mcs)
  573. */
  574. static inline uint32_t
  575. hal_rx_tlv_rate_mcs_get_rh(uint8_t *buf)
  576. {
  577. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  578. struct rx_msdu_start *msdu_start =
  579. &pkt_tlvs->msdu_start_tlv.rx_msdu_start;
  580. uint32_t rate_mcs;
  581. rate_mcs = HAL_RX_MSDU_START_RATE_MCS_GET(msdu_start);
  582. return rate_mcs;
  583. }
  584. /*
  585. * hal_rx_tlv_get_pkt_type_rh(): API to get the pkt type
  586. * from rx_msdu_start
  587. *
  588. * @buf: pointer to the start of RX PKT TLV header
  589. * Return: uint32_t(pkt type)
  590. */
  591. static inline uint32_t hal_rx_tlv_get_pkt_type_rh(uint8_t *buf)
  592. {
  593. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  594. struct rx_msdu_start *msdu_start =
  595. &pkt_tlvs->msdu_start_tlv.rx_msdu_start;
  596. uint32_t pkt_type;
  597. pkt_type = HAL_RX_MSDU_START_PKT_TYPE_GET(msdu_start);
  598. return pkt_type;
  599. }
  600. /**
  601. * hal_rx_tlv_mic_err_get_rh(): API to get the MIC ERR
  602. * from rx_mpdu_end TLV
  603. *
  604. * @buf: pointer to the start of RX PKT TLV headers
  605. * Return: uint32_t(mic_err)
  606. */
  607. static inline uint32_t
  608. hal_rx_tlv_mic_err_get_rh(uint8_t *buf)
  609. {
  610. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  611. struct rx_mpdu_end *mpdu_end =
  612. &pkt_tlvs->mpdu_end_tlv.rx_mpdu_end;
  613. uint32_t mic_err;
  614. mic_err = HAL_RX_MPDU_END_MIC_ERR_GET(mpdu_end);
  615. return mic_err;
  616. }
  617. /**
  618. * hal_rx_tlv_decrypt_err_get_rh(): API to get the Decrypt ERR
  619. * from rx_mpdu_end TLV
  620. *
  621. * @buf: pointer to the start of RX PKT TLV headers
  622. * Return: uint32_t(decrypt_err)
  623. */
  624. static inline uint32_t
  625. hal_rx_tlv_decrypt_err_get_rh(uint8_t *buf)
  626. {
  627. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  628. struct rx_mpdu_end *mpdu_end =
  629. &pkt_tlvs->mpdu_end_tlv.rx_mpdu_end;
  630. uint32_t decrypt_err;
  631. decrypt_err = HAL_RX_MPDU_END_DECRYPT_ERR_GET(mpdu_end);
  632. return decrypt_err;
  633. }
  634. /*
  635. * hal_rx_tlv_first_mpdu_get_rh(): get fist_mpdu bit from rx attention
  636. * @buf: pointer to rx_pkt_tlvs
  637. *
  638. * reutm: uint32_t(first_msdu)
  639. */
  640. static inline uint32_t
  641. hal_rx_tlv_first_mpdu_get_rh(uint8_t *buf)
  642. {
  643. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  644. struct rx_attention *rx_attn = &pkt_tlvs->attn_tlv.rx_attn;
  645. uint32_t first_mpdu;
  646. first_mpdu = HAL_RX_ATTN_FIRST_MPDU_GET(rx_attn);
  647. return first_mpdu;
  648. }
  649. /*
  650. * hal_rx_msdu_get_keyid_rh(): API to get the key id if the decrypted packet
  651. * from rx_msdu_end
  652. *
  653. * @buf: pointer to the start of RX PKT TLV header
  654. * Return: uint32_t(key id)
  655. */
  656. static inline uint8_t
  657. hal_rx_msdu_get_keyid_rh(uint8_t *buf)
  658. {
  659. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  660. struct rx_msdu_end *msdu_end = &pkt_tlvs->msdu_end_tlv.rx_msdu_end;
  661. uint32_t keyid_octet;
  662. keyid_octet = HAL_RX_MSDU_END_KEYID_OCTET_GET(msdu_end);
  663. return keyid_octet & 0x3;
  664. }
  665. /*
  666. * hal_rx_tlv_get_is_decrypted_rh(): API to get the decrypt status of the
  667. * packet from rx_attention
  668. *
  669. * @buf: pointer to the start of RX PKT TLV header
  670. * Return: uint32_t(decryt status)
  671. */
  672. static inline uint32_t
  673. hal_rx_tlv_get_is_decrypted_rh(uint8_t *buf)
  674. {
  675. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  676. struct rx_attention *rx_attn = &pkt_tlvs->attn_tlv.rx_attn;
  677. uint32_t is_decrypt = 0;
  678. uint32_t decrypt_status;
  679. decrypt_status = HAL_RX_ATTN_DECRYPT_STATUS_GET(rx_attn);
  680. if (!decrypt_status)
  681. is_decrypt = 1;
  682. return is_decrypt;
  683. }
  684. static inline uint8_t hal_rx_get_phy_ppdu_id_size_rh(void)
  685. {
  686. return sizeof(uint32_t);
  687. }
  688. /**
  689. * hal_hw_txrx_default_ops_attach_rh() - Attach the default hal ops for
  690. * Rh arch chipsets.
  691. * @hal_soc: HAL soc handle
  692. *
  693. * Return: None
  694. */
  695. void hal_hw_txrx_default_ops_attach_rh(struct hal_soc *hal_soc)
  696. {
  697. hal_soc->ops->hal_get_reo_qdesc_size = hal_get_reo_qdesc_size_rh;
  698. hal_soc->ops->hal_get_rx_max_ba_window =
  699. hal_get_rx_max_ba_window_rh;
  700. hal_soc->ops->hal_set_link_desc_addr = hal_set_link_desc_addr_rh;
  701. hal_soc->ops->hal_tx_init_data_ring = hal_tx_init_data_ring_rh;
  702. hal_soc->ops->hal_get_ba_aging_timeout = hal_get_ba_aging_timeout_rh;
  703. hal_soc->ops->hal_set_ba_aging_timeout = hal_set_ba_aging_timeout_rh;
  704. hal_soc->ops->hal_get_reo_reg_base_offset =
  705. hal_get_reo_reg_base_offset_rh;
  706. hal_soc->ops->hal_rx_get_tlv_size = hal_rx_get_tlv_size_generic_rh;
  707. hal_soc->ops->hal_rx_msdu_is_wlan_mcast =
  708. hal_rx_msdu_is_wlan_mcast_generic_rh;
  709. hal_soc->ops->hal_rx_tlv_decap_format_get =
  710. hal_rx_tlv_decap_format_get_rh;
  711. hal_soc->ops->hal_rx_dump_pkt_tlvs = hal_rx_dump_pkt_tlvs_rh;
  712. hal_soc->ops->hal_rx_tlv_get_offload_info =
  713. hal_rx_tlv_get_offload_info_rh;
  714. hal_soc->ops->hal_rx_tlv_phy_ppdu_id_get =
  715. hal_rx_attn_phy_ppdu_id_get_rh;
  716. hal_soc->ops->hal_rx_tlv_msdu_done_get = hal_rx_attn_msdu_done_get_rh;
  717. hal_soc->ops->hal_rx_tlv_msdu_len_get =
  718. hal_rx_msdu_start_msdu_len_get_rh;
  719. hal_soc->ops->hal_rx_get_proto_params = hal_rx_get_proto_params_rh;
  720. hal_soc->ops->hal_rx_get_l3_l4_offsets = hal_rx_get_l3_l4_offsets_rh;
  721. hal_soc->ops->hal_rx_reo_buf_paddr_get = hal_rx_reo_buf_paddr_get_rh;
  722. hal_soc->ops->hal_rx_msdu_link_desc_set = hal_rx_msdu_link_desc_set_rh;
  723. hal_soc->ops->hal_rx_buf_cookie_rbm_get = hal_rx_buf_cookie_rbm_get_rh;
  724. hal_soc->ops->hal_rx_ret_buf_manager_get =
  725. hal_rx_ret_buf_manager_get_rh;
  726. hal_soc->ops->hal_rxdma_buff_addr_info_set =
  727. hal_rxdma_buff_addr_info_set_rh;
  728. hal_soc->ops->hal_rx_msdu_flags_get = hal_rx_msdu_flags_get_rh;
  729. hal_soc->ops->hal_rx_get_reo_error_code = hal_rx_get_reo_error_code_rh;
  730. hal_soc->ops->hal_gen_reo_remap_val =
  731. hal_gen_reo_remap_val_generic_rh;
  732. hal_soc->ops->hal_rx_tlv_csum_err_get =
  733. hal_rx_tlv_csum_err_get_rh;
  734. hal_soc->ops->hal_rx_mpdu_desc_info_get =
  735. hal_rx_mpdu_desc_info_get_rh;
  736. hal_soc->ops->hal_rx_err_status_get = hal_rx_err_status_get_rh;
  737. hal_soc->ops->hal_rx_reo_buf_type_get = hal_rx_reo_buf_type_get_rh;
  738. hal_soc->ops->hal_rx_pkt_hdr_get = hal_rx_pkt_hdr_get_rh;
  739. hal_soc->ops->hal_rx_wbm_err_src_get = hal_rx_wbm_err_src_get_rh;
  740. hal_soc->ops->hal_rx_wbm_rel_buf_paddr_get =
  741. hal_rx_wbm_rel_buf_paddr_get_rh;
  742. hal_soc->ops->hal_rx_priv_info_set_in_tlv =
  743. hal_rx_priv_info_set_in_tlv_rh;
  744. hal_soc->ops->hal_rx_priv_info_get_from_tlv =
  745. hal_rx_priv_info_get_from_tlv_rh;
  746. hal_soc->ops->hal_rx_mpdu_info_ampdu_flag_get =
  747. hal_rx_mpdu_info_ampdu_flag_get_rh;
  748. hal_soc->ops->hal_rx_tlv_mpdu_len_err_get =
  749. hal_rx_tlv_mpdu_len_err_get_rh;
  750. hal_soc->ops->hal_rx_tlv_mpdu_fcs_err_get =
  751. hal_rx_tlv_mpdu_fcs_err_get_rh;
  752. hal_soc->ops->hal_reo_send_cmd = hal_reo_send_cmd_rh;
  753. hal_soc->ops->hal_rx_tlv_get_pkt_capture_flags =
  754. hal_rx_tlv_get_pkt_capture_flags_rh;
  755. hal_soc->ops->hal_rx_desc_get_80211_hdr = hal_rx_desc_get_80211_hdr_rh;
  756. hal_soc->ops->hal_rx_hw_desc_mpdu_user_id =
  757. hal_rx_hw_desc_mpdu_user_id_rh;
  758. hal_soc->ops->hal_reo_qdesc_setup = hal_reo_qdesc_setup_rh;
  759. hal_soc->ops->hal_rx_tlv_msdu_len_set =
  760. hal_rx_msdu_start_msdu_len_set_rh;
  761. hal_soc->ops->hal_rx_tlv_bw_get = hal_rx_tlv_bw_get_rh;
  762. hal_soc->ops->hal_rx_tlv_get_freq = hal_rx_tlv_get_freq_rh;
  763. hal_soc->ops->hal_rx_tlv_sgi_get = hal_rx_tlv_sgi_get_rh;
  764. hal_soc->ops->hal_rx_tlv_rate_mcs_get = hal_rx_tlv_rate_mcs_get_rh;
  765. hal_soc->ops->hal_rx_tlv_get_pkt_type = hal_rx_tlv_get_pkt_type_rh;
  766. hal_soc->ops->hal_rx_tlv_get_pn_num = hal_rx_tlv_get_pn_num_rh;
  767. hal_soc->ops->hal_rx_tlv_mic_err_get = hal_rx_tlv_mic_err_get_rh;
  768. hal_soc->ops->hal_rx_tlv_decrypt_err_get =
  769. hal_rx_tlv_decrypt_err_get_rh;
  770. hal_soc->ops->hal_rx_tlv_first_mpdu_get = hal_rx_tlv_first_mpdu_get_rh;
  771. hal_soc->ops->hal_rx_tlv_get_is_decrypted =
  772. hal_rx_tlv_get_is_decrypted_rh;
  773. hal_soc->ops->hal_rx_msdu_get_keyid = hal_rx_msdu_get_keyid_rh;
  774. hal_soc->ops->hal_rx_msdu_reo_dst_ind_get =
  775. hal_rx_msdu_reo_dst_ind_get_rh;
  776. hal_soc->ops->hal_msdu_desc_info_set = hal_msdu_desc_info_set_rh;
  777. hal_soc->ops->hal_mpdu_desc_info_set = hal_mpdu_desc_info_set_rh;
  778. hal_soc->ops->hal_reo_status_update = hal_reo_status_update_rh;
  779. hal_soc->ops->hal_get_tlv_hdr_size = hal_get_tlv_hdr_size_rh;
  780. hal_soc->ops->hal_get_reo_ent_desc_qdesc_addr =
  781. hal_get_reo_ent_desc_qdesc_addr_rh;
  782. hal_soc->ops->hal_rx_get_qdesc_addr = hal_rx_get_qdesc_addr_rh;
  783. hal_soc->ops->hal_set_reo_ent_desc_reo_dest_ind =
  784. hal_set_reo_ent_desc_reo_dest_ind_rh;
  785. hal_soc->ops->hal_get_idle_link_bm_id = hal_get_idle_link_bm_id_rh;
  786. hal_soc->ops->hal_rx_get_phy_ppdu_id_size =
  787. hal_rx_get_phy_ppdu_id_size_rh;
  788. }