lpass-cdc.c 39 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /* Copyright (c) 2018-2021, The Linux Foundation. All rights reserved.
  3. */
  4. #include <linux/of_platform.h>
  5. #include <linux/module.h>
  6. #include <linux/io.h>
  7. #include <linux/init.h>
  8. #include <linux/platform_device.h>
  9. #include <linux/printk.h>
  10. #include <linux/delay.h>
  11. #include <linux/kernel.h>
  12. #include <linux/clk.h>
  13. #include <soc/snd_event.h>
  14. #include <linux/pm_runtime.h>
  15. #include <soc/swr-common.h>
  16. #include <dsp/digital-cdc-rsc-mgr.h>
  17. #include "lpass-cdc.h"
  18. #include "internal.h"
  19. #include "lpass-cdc-clk-rsc.h"
  20. #include <linux/qti-regmap-debugfs.h>
  21. #define DRV_NAME "lpass-cdc"
  22. #define LPASS_CDC_VERSION_ENTRY_SIZE 32
  23. #define LPASS_CDC_STRING_LEN 80
  24. static const struct snd_soc_component_driver lpass_cdc;
  25. /* pm runtime auto suspend timer in msecs */
  26. #define LPASS_CDC_AUTO_SUSPEND_DELAY 100 /* delay in msec */
  27. /* MCLK_MUX table for all macros */
  28. static u16 lpass_cdc_mclk_mux_tbl[MAX_MACRO][MCLK_MUX_MAX] = {
  29. {TX_MACRO, VA_MACRO},
  30. {TX_MACRO, RX_MACRO},
  31. {TX_MACRO, WSA_MACRO},
  32. {TX_MACRO, VA_MACRO},
  33. };
  34. static bool lpass_cdc_is_valid_codec_dev(struct device *dev);
  35. int lpass_cdc_set_port_map(struct snd_soc_component *component,
  36. u32 size, void *data)
  37. {
  38. struct lpass_cdc_priv *priv = NULL;
  39. struct swr_mstr_port_map *map = NULL;
  40. u16 idx;
  41. if (!component || (size == 0) || !data)
  42. return -EINVAL;
  43. priv = snd_soc_component_get_drvdata(component);
  44. if (!priv)
  45. return -EINVAL;
  46. if (!lpass_cdc_is_valid_codec_dev(priv->dev)) {
  47. dev_err(priv->dev, "%s: invalid codec\n", __func__);
  48. return -EINVAL;
  49. }
  50. map = (struct swr_mstr_port_map *)data;
  51. for (idx = 0; idx < size; idx++) {
  52. if (priv->macro_params[map->id].set_port_map)
  53. priv->macro_params[map->id].set_port_map(component,
  54. map->uc,
  55. SWR_MSTR_PORT_LEN,
  56. map->swr_port_params);
  57. map += 1;
  58. }
  59. return 0;
  60. }
  61. EXPORT_SYMBOL(lpass_cdc_set_port_map);
  62. static void lpass_cdc_ahb_write_device(char __iomem *io_base,
  63. u16 reg, u8 value)
  64. {
  65. u32 temp = (u32)(value) & 0x000000FF;
  66. iowrite32(temp, io_base + reg);
  67. }
  68. static void lpass_cdc_ahb_read_device(char __iomem *io_base,
  69. u16 reg, u8 *value)
  70. {
  71. u32 temp;
  72. temp = ioread32(io_base + reg);
  73. *value = (u8)temp;
  74. }
  75. static int __lpass_cdc_reg_read(struct lpass_cdc_priv *priv,
  76. u16 macro_id, u16 reg, u8 *val)
  77. {
  78. int ret = 0;
  79. mutex_lock(&priv->clk_lock);
  80. if (!priv->dev_up) {
  81. dev_dbg_ratelimited(priv->dev,
  82. "%s: SSR in progress, exit\n", __func__);
  83. ret = -EINVAL;
  84. goto ssr_err;
  85. }
  86. if (priv->macro_params[VA_MACRO].dev) {
  87. pm_runtime_get_sync(priv->macro_params[VA_MACRO].dev);
  88. if (!lpass_cdc_check_core_votes(priv->macro_params[VA_MACRO].dev))
  89. goto ssr_err;
  90. }
  91. lpass_cdc_ahb_read_device(
  92. priv->macro_params[macro_id].io_base, reg, val);
  93. if (priv->macro_params[VA_MACRO].dev) {
  94. pm_runtime_mark_last_busy(priv->macro_params[VA_MACRO].dev);
  95. pm_runtime_put_autosuspend(priv->macro_params[VA_MACRO].dev);
  96. }
  97. ssr_err:
  98. mutex_unlock(&priv->clk_lock);
  99. return ret;
  100. }
  101. static int __lpass_cdc_reg_write(struct lpass_cdc_priv *priv,
  102. u16 macro_id, u16 reg, u8 val)
  103. {
  104. int ret = 0;
  105. mutex_lock(&priv->clk_lock);
  106. if (!priv->dev_up) {
  107. dev_dbg_ratelimited(priv->dev,
  108. "%s: SSR in progress, exit\n", __func__);
  109. ret = -EINVAL;
  110. goto ssr_err;
  111. }
  112. if (priv->macro_params[VA_MACRO].dev) {
  113. pm_runtime_get_sync(priv->macro_params[VA_MACRO].dev);
  114. if (!lpass_cdc_check_core_votes(priv->macro_params[VA_MACRO].dev))
  115. goto ssr_err;
  116. }
  117. lpass_cdc_ahb_write_device(
  118. priv->macro_params[macro_id].io_base, reg, val);
  119. if (priv->macro_params[VA_MACRO].dev) {
  120. pm_runtime_mark_last_busy(priv->macro_params[VA_MACRO].dev);
  121. pm_runtime_put_autosuspend(priv->macro_params[VA_MACRO].dev);
  122. }
  123. ssr_err:
  124. mutex_unlock(&priv->clk_lock);
  125. return ret;
  126. }
  127. static int lpass_cdc_update_wcd_event(void *handle, u16 event, u32 data)
  128. {
  129. struct lpass_cdc_priv *priv = (struct lpass_cdc_priv *)handle;
  130. if (!priv) {
  131. pr_err("%s:Invalid lpass_cdc priv handle\n", __func__);
  132. return -EINVAL;
  133. }
  134. switch (event) {
  135. case WCD_LPASS_CDC_EVT_RX_MUTE:
  136. if (priv->macro_params[RX_MACRO].event_handler)
  137. priv->macro_params[RX_MACRO].event_handler(
  138. priv->component,
  139. LPASS_CDC_MACRO_EVT_RX_MUTE, data);
  140. break;
  141. case WCD_LPASS_CDC_EVT_IMPED_TRUE:
  142. if (priv->macro_params[RX_MACRO].event_handler)
  143. priv->macro_params[RX_MACRO].event_handler(
  144. priv->component,
  145. LPASS_CDC_MACRO_EVT_IMPED_TRUE, data);
  146. break;
  147. case WCD_LPASS_CDC_EVT_IMPED_FALSE:
  148. if (priv->macro_params[RX_MACRO].event_handler)
  149. priv->macro_params[RX_MACRO].event_handler(
  150. priv->component,
  151. LPASS_CDC_MACRO_EVT_IMPED_FALSE, data);
  152. break;
  153. case WCD_LPASS_CDC_EVT_RX_COMPANDER_SOFT_RST:
  154. if (priv->macro_params[RX_MACRO].event_handler)
  155. priv->macro_params[RX_MACRO].event_handler(
  156. priv->component,
  157. LPASS_CDC_MACRO_EVT_RX_COMPANDER_SOFT_RST, data);
  158. break;
  159. case WCD_LPASS_CDC_EVT_BCS_CLK_OFF:
  160. if (priv->macro_params[TX_MACRO].event_handler)
  161. priv->macro_params[TX_MACRO].event_handler(
  162. priv->component,
  163. LPASS_CDC_MACRO_EVT_BCS_CLK_OFF, data);
  164. break;
  165. case WCD_LPASS_CDC_EVT_RX_PA_GAIN_UPDATE:
  166. /* Update PA Gain only for lpass_cdc version 2.1 */
  167. if (priv->version == LPASS_CDC_VERSION_2_1)
  168. if (priv->macro_params[RX_MACRO].event_handler)
  169. priv->macro_params[RX_MACRO].event_handler(
  170. priv->component,
  171. LPASS_CDC_MACRO_EVT_RX_PA_GAIN_UPDATE,
  172. data);
  173. break;
  174. case WCD_LPASS_CDC_EVT_HPHL_HD2_ENABLE:
  175. if (priv->macro_params[RX_MACRO].event_handler)
  176. priv->macro_params[RX_MACRO].event_handler(
  177. priv->component,
  178. LPASS_CDC_MACRO_EVT_HPHL_HD2_ENABLE, data);
  179. break;
  180. case WCD_LPASS_CDC_EVT_HPHR_HD2_ENABLE:
  181. if (priv->macro_params[RX_MACRO].event_handler)
  182. priv->macro_params[RX_MACRO].event_handler(
  183. priv->component,
  184. LPASS_CDC_MACRO_EVT_HPHR_HD2_ENABLE, data);
  185. break;
  186. default:
  187. dev_err(priv->dev, "%s: Invalid event %d trigger from wcd\n",
  188. __func__, event);
  189. return -EINVAL;
  190. }
  191. return 0;
  192. }
  193. static int lpass_cdc_register_notifier(void *handle,
  194. struct notifier_block *nblock,
  195. bool enable)
  196. {
  197. struct lpass_cdc_priv *priv = (struct lpass_cdc_priv *)handle;
  198. if (!priv) {
  199. pr_err("%s: lpass_cdc priv is null\n", __func__);
  200. return -EINVAL;
  201. }
  202. if (enable)
  203. return blocking_notifier_chain_register(&priv->notifier,
  204. nblock);
  205. return blocking_notifier_chain_unregister(&priv->notifier,
  206. nblock);
  207. }
  208. static void lpass_cdc_notifier_call(struct lpass_cdc_priv *priv,
  209. u32 data)
  210. {
  211. dev_dbg(priv->dev, "%s: notifier call, data:%d\n", __func__, data);
  212. blocking_notifier_call_chain(&priv->notifier,
  213. data, (void *)priv->wcd_dev);
  214. }
  215. static bool lpass_cdc_is_valid_child_dev(struct device *dev)
  216. {
  217. if (of_device_is_compatible(dev->parent->of_node, "qcom,lpass-cdc"))
  218. return true;
  219. return false;
  220. }
  221. static bool lpass_cdc_is_valid_codec_dev(struct device *dev)
  222. {
  223. if (of_device_is_compatible(dev->of_node, "qcom,lpass-cdc"))
  224. return true;
  225. return false;
  226. }
  227. /**
  228. * lpass_cdc_clear_amic_tx_hold - clears AMIC register on analog codec
  229. *
  230. * @dev: lpass_cdc device ptr.
  231. *
  232. */
  233. void lpass_cdc_clear_amic_tx_hold(struct device *dev, u16 adc_n)
  234. {
  235. struct lpass_cdc_priv *priv;
  236. u16 event;
  237. u16 amic = 0;
  238. if (!dev) {
  239. pr_err("%s: dev is null\n", __func__);
  240. return;
  241. }
  242. if (!lpass_cdc_is_valid_codec_dev(dev)) {
  243. pr_err("%s: invalid codec\n", __func__);
  244. return;
  245. }
  246. priv = dev_get_drvdata(dev);
  247. if (!priv) {
  248. dev_err(dev, "%s: priv is null\n", __func__);
  249. return;
  250. }
  251. event = LPASS_CDC_WCD_EVT_TX_CH_HOLD_CLEAR;
  252. if (adc_n == LPASS_CDC_ADC0)
  253. amic = 0x1;
  254. else if (adc_n == LPASS_CDC_ADC1)
  255. amic = 0x2;
  256. else if (adc_n == LPASS_CDC_ADC2)
  257. amic = 0x2;
  258. else if (adc_n == LPASS_CDC_ADC3)
  259. amic = 0x3;
  260. else
  261. return;
  262. lpass_cdc_notifier_call(priv, (amic << 0x10 | event));
  263. }
  264. EXPORT_SYMBOL(lpass_cdc_clear_amic_tx_hold);
  265. /**
  266. * lpass_cdc_get_device_ptr - Get child or macro device ptr
  267. *
  268. * @dev: lpass_cdc device ptr.
  269. * @macro_id: ID of macro calling this API.
  270. *
  271. * Returns dev ptr on success or NULL on error.
  272. */
  273. struct device *lpass_cdc_get_device_ptr(struct device *dev, u16 macro_id)
  274. {
  275. struct lpass_cdc_priv *priv;
  276. if (!dev) {
  277. pr_err("%s: dev is null\n", __func__);
  278. return NULL;
  279. }
  280. if (!lpass_cdc_is_valid_codec_dev(dev)) {
  281. pr_err("%s: invalid codec\n", __func__);
  282. return NULL;
  283. }
  284. priv = dev_get_drvdata(dev);
  285. if (!priv || (macro_id >= MAX_MACRO)) {
  286. dev_err(dev, "%s: priv is null or invalid macro\n", __func__);
  287. return NULL;
  288. }
  289. return priv->macro_params[macro_id].dev;
  290. }
  291. EXPORT_SYMBOL(lpass_cdc_get_device_ptr);
  292. /**
  293. * lpass_cdc_get_rsc_clk_device_ptr - Get rsc clk device ptr
  294. *
  295. * @dev: lpass_cdc device ptr.
  296. *
  297. * Returns dev ptr on success or NULL on error.
  298. */
  299. struct device *lpass_cdc_get_rsc_clk_device_ptr(struct device *dev)
  300. {
  301. struct lpass_cdc_priv *priv;
  302. if (!dev) {
  303. pr_err("%s: dev is null\n", __func__);
  304. return NULL;
  305. }
  306. if (!lpass_cdc_is_valid_codec_dev(dev)) {
  307. pr_err("%s: invalid codec\n", __func__);
  308. return NULL;
  309. }
  310. priv = dev_get_drvdata(dev);
  311. if (!priv) {
  312. dev_err(dev, "%s: priv is null\n", __func__);
  313. return NULL;
  314. }
  315. return priv->clk_dev;
  316. }
  317. EXPORT_SYMBOL(lpass_cdc_get_rsc_clk_device_ptr);
  318. static int lpass_cdc_copy_dais_from_macro(struct lpass_cdc_priv *priv)
  319. {
  320. struct snd_soc_dai_driver *dai_ptr;
  321. u16 macro_idx;
  322. /* memcpy into lpass_cdc_dais all macro dais */
  323. if (!priv->lpass_cdc_dais)
  324. priv->lpass_cdc_dais = devm_kzalloc(priv->dev,
  325. priv->num_dais *
  326. sizeof(
  327. struct snd_soc_dai_driver),
  328. GFP_KERNEL);
  329. if (!priv->lpass_cdc_dais)
  330. return -ENOMEM;
  331. dai_ptr = priv->lpass_cdc_dais;
  332. for (macro_idx = START_MACRO; macro_idx < MAX_MACRO; macro_idx++) {
  333. if (priv->macro_params[macro_idx].dai_ptr) {
  334. memcpy(dai_ptr,
  335. priv->macro_params[macro_idx].dai_ptr,
  336. priv->macro_params[macro_idx].num_dais *
  337. sizeof(struct snd_soc_dai_driver));
  338. dai_ptr += priv->macro_params[macro_idx].num_dais;
  339. }
  340. }
  341. return 0;
  342. }
  343. /**
  344. * lpass_cdc_register_res_clk - Registers rsc clk driver to lpass_cdc
  345. *
  346. * @dev: rsc clk device ptr.
  347. * @rsc_clk_cb: event handler callback for notifications like SSR
  348. *
  349. * Returns 0 on success or -EINVAL on error.
  350. */
  351. int lpass_cdc_register_res_clk(struct device *dev, rsc_clk_cb_t rsc_clk_cb)
  352. {
  353. struct lpass_cdc_priv *priv;
  354. if (!dev || !rsc_clk_cb) {
  355. pr_err("%s: dev or rsc_clk_cb is null\n", __func__);
  356. return -EINVAL;
  357. }
  358. if (!lpass_cdc_is_valid_child_dev(dev)) {
  359. dev_err(dev, "%s: child device :%pK not added yet\n",
  360. __func__, dev);
  361. return -EINVAL;
  362. }
  363. priv = dev_get_drvdata(dev->parent);
  364. if (!priv) {
  365. dev_err(dev, "%s: priv is null\n", __func__);
  366. return -EINVAL;
  367. }
  368. priv->clk_dev = dev;
  369. priv->rsc_clk_cb = rsc_clk_cb;
  370. return 0;
  371. }
  372. EXPORT_SYMBOL(lpass_cdc_register_res_clk);
  373. /**
  374. * lpass_cdc_unregister_res_clk - Unregisters rsc clk driver from lpass_cdc
  375. *
  376. * @dev: resource clk device ptr.
  377. */
  378. void lpass_cdc_unregister_res_clk(struct device *dev)
  379. {
  380. struct lpass_cdc_priv *priv;
  381. if (!dev) {
  382. pr_err("%s: dev is NULL\n", __func__);
  383. return;
  384. }
  385. if (!lpass_cdc_is_valid_child_dev(dev)) {
  386. dev_err(dev, "%s: child device :%pK not added\n",
  387. __func__, dev);
  388. return;
  389. }
  390. priv = dev_get_drvdata(dev->parent);
  391. if (!priv) {
  392. dev_err(dev, "%s: priv is null\n", __func__);
  393. return;
  394. }
  395. priv->clk_dev = NULL;
  396. priv->rsc_clk_cb = NULL;
  397. }
  398. EXPORT_SYMBOL(lpass_cdc_unregister_res_clk);
  399. static u8 lpass_cdc_dmic_clk_div_get(struct snd_soc_component *component,
  400. int mode)
  401. {
  402. struct lpass_cdc_priv* priv = snd_soc_component_get_drvdata(component);
  403. int macro = (mode ? VA_MACRO : TX_MACRO);
  404. int ret = 0;
  405. if (priv->macro_params[macro].clk_div_get) {
  406. ret = priv->macro_params[macro].clk_div_get(component);
  407. if (ret > 0)
  408. return ret;
  409. }
  410. return 1;
  411. }
  412. int lpass_cdc_dmic_clk_enable(struct snd_soc_component *component,
  413. u32 dmic, u32 tx_mode, bool enable)
  414. {
  415. struct lpass_cdc_priv* priv = snd_soc_component_get_drvdata(component);
  416. u8 dmic_clk_en = 0x01;
  417. u16 dmic_clk_reg = 0;
  418. s32 *dmic_clk_cnt = NULL;
  419. u8 *dmic_clk_div = NULL;
  420. u8 freq_change_mask = 0;
  421. u8 clk_div = 0;
  422. dev_dbg(component->dev, "%s: enable: %d, tx_mode:%d, dmic: %d\n",
  423. __func__, enable, tx_mode, dmic);
  424. switch (dmic) {
  425. case 0:
  426. case 1:
  427. dmic_clk_cnt = &(priv->dmic_0_1_clk_cnt);
  428. dmic_clk_div = &(priv->dmic_0_1_clk_div);
  429. dmic_clk_reg = LPASS_CDC_VA_TOP_CSR_DMIC0_CTL;
  430. freq_change_mask = 0x01;
  431. break;
  432. case 2:
  433. case 3:
  434. dmic_clk_cnt = &(priv->dmic_2_3_clk_cnt);
  435. dmic_clk_div = &(priv->dmic_2_3_clk_div);
  436. dmic_clk_reg = LPASS_CDC_VA_TOP_CSR_DMIC1_CTL;
  437. freq_change_mask = 0x02;
  438. break;
  439. case 4:
  440. case 5:
  441. dmic_clk_cnt = &(priv->dmic_4_5_clk_cnt);
  442. dmic_clk_div = &(priv->dmic_4_5_clk_div);
  443. dmic_clk_reg = LPASS_CDC_VA_TOP_CSR_DMIC2_CTL;
  444. freq_change_mask = 0x04;
  445. break;
  446. case 6:
  447. case 7:
  448. dmic_clk_cnt = &(priv->dmic_6_7_clk_cnt);
  449. dmic_clk_div = &(priv->dmic_6_7_clk_div);
  450. dmic_clk_reg = LPASS_CDC_VA_TOP_CSR_DMIC3_CTL;
  451. freq_change_mask = 0x08;
  452. break;
  453. default:
  454. dev_err(component->dev, "%s: Invalid DMIC Selection\n",
  455. __func__);
  456. return -EINVAL;
  457. }
  458. dev_dbg(component->dev, "%s: DMIC%d dmic_clk_cnt %d\n",
  459. __func__, dmic, *dmic_clk_cnt);
  460. if (enable) {
  461. clk_div = lpass_cdc_dmic_clk_div_get(component, tx_mode);
  462. (*dmic_clk_cnt)++;
  463. if (*dmic_clk_cnt == 1) {
  464. snd_soc_component_update_bits(component,
  465. LPASS_CDC_VA_TOP_CSR_DMIC_CFG,
  466. 0x80, 0x00);
  467. snd_soc_component_update_bits(component, dmic_clk_reg,
  468. 0x0E, clk_div << 0x1);
  469. snd_soc_component_update_bits(component, dmic_clk_reg,
  470. dmic_clk_en, dmic_clk_en);
  471. } else {
  472. if (*dmic_clk_div > clk_div) {
  473. snd_soc_component_update_bits(component,
  474. LPASS_CDC_VA_TOP_CSR_DMIC_CFG,
  475. freq_change_mask, freq_change_mask);
  476. snd_soc_component_update_bits(component, dmic_clk_reg,
  477. 0x0E, clk_div << 0x1);
  478. snd_soc_component_update_bits(component,
  479. LPASS_CDC_VA_TOP_CSR_DMIC_CFG,
  480. freq_change_mask, 0x00);
  481. } else {
  482. clk_div = *dmic_clk_div;
  483. }
  484. }
  485. *dmic_clk_div = clk_div;
  486. } else {
  487. (*dmic_clk_cnt)--;
  488. if (*dmic_clk_cnt == 0) {
  489. snd_soc_component_update_bits(component, dmic_clk_reg,
  490. dmic_clk_en, 0);
  491. clk_div = 0;
  492. snd_soc_component_update_bits(component, dmic_clk_reg,
  493. 0x0E, clk_div << 0x1);
  494. } else {
  495. clk_div = lpass_cdc_dmic_clk_div_get(component, tx_mode);
  496. if (*dmic_clk_div > clk_div) {
  497. clk_div = lpass_cdc_dmic_clk_div_get(component, !tx_mode);
  498. snd_soc_component_update_bits(component,
  499. LPASS_CDC_VA_TOP_CSR_DMIC_CFG,
  500. freq_change_mask, freq_change_mask);
  501. snd_soc_component_update_bits(component, dmic_clk_reg,
  502. 0x0E, clk_div << 0x1);
  503. snd_soc_component_update_bits(component,
  504. LPASS_CDC_VA_TOP_CSR_DMIC_CFG,
  505. freq_change_mask, 0x00);
  506. } else {
  507. clk_div = *dmic_clk_div;
  508. }
  509. }
  510. *dmic_clk_div = clk_div;
  511. }
  512. return 0;
  513. }
  514. EXPORT_SYMBOL(lpass_cdc_dmic_clk_enable);
  515. bool lpass_cdc_is_va_macro_registered(struct device *dev)
  516. {
  517. struct lpass_cdc_priv *priv;
  518. if (!dev) {
  519. pr_err("%s: dev is null\n", __func__);
  520. return false;
  521. }
  522. if (!lpass_cdc_is_valid_child_dev(dev)) {
  523. dev_err(dev, "%s: child device calling is not added yet\n",
  524. __func__);
  525. return false;
  526. }
  527. priv = dev_get_drvdata(dev->parent);
  528. if (!priv) {
  529. dev_err(dev, "%s: priv is null\n", __func__);
  530. return false;
  531. }
  532. return priv->macros_supported[VA_MACRO];
  533. }
  534. EXPORT_SYMBOL(lpass_cdc_is_va_macro_registered);
  535. /**
  536. * lpass_cdc_register_macro - Registers macro to lpass_cdc
  537. *
  538. * @dev: macro device ptr.
  539. * @macro_id: ID of macro calling this API.
  540. * @ops: macro params to register.
  541. *
  542. * Returns 0 on success or -EINVAL on error.
  543. */
  544. int lpass_cdc_register_macro(struct device *dev, u16 macro_id,
  545. struct macro_ops *ops)
  546. {
  547. struct lpass_cdc_priv *priv;
  548. int ret = -EINVAL;
  549. if (!dev || !ops) {
  550. pr_err("%s: dev or ops is null\n", __func__);
  551. return -EINVAL;
  552. }
  553. if (!lpass_cdc_is_valid_child_dev(dev)) {
  554. dev_err(dev, "%s: child device for macro:%d not added yet\n",
  555. __func__, macro_id);
  556. return -EINVAL;
  557. }
  558. priv = dev_get_drvdata(dev->parent);
  559. if (!priv || (macro_id >= MAX_MACRO)) {
  560. dev_err(dev, "%s: priv is null or invalid macro\n", __func__);
  561. return -EINVAL;
  562. }
  563. priv->macro_params[macro_id].clk_id_req = ops->clk_id_req;
  564. priv->macro_params[macro_id].default_clk_id = ops->default_clk_id;
  565. priv->macro_params[macro_id].init = ops->init;
  566. priv->macro_params[macro_id].exit = ops->exit;
  567. priv->macro_params[macro_id].io_base = ops->io_base;
  568. priv->macro_params[macro_id].num_dais = ops->num_dais;
  569. priv->macro_params[macro_id].dai_ptr = ops->dai_ptr;
  570. priv->macro_params[macro_id].event_handler = ops->event_handler;
  571. priv->macro_params[macro_id].set_port_map = ops->set_port_map;
  572. priv->macro_params[macro_id].dev = dev;
  573. priv->current_mclk_mux_macro[macro_id] =
  574. lpass_cdc_mclk_mux_tbl[macro_id][MCLK_MUX0];
  575. if (macro_id == TX_MACRO) {
  576. priv->macro_params[macro_id].reg_wake_irq = ops->reg_wake_irq;
  577. priv->macro_params[macro_id].reg_evt_listener =
  578. ops->reg_evt_listener;
  579. priv->macro_params[macro_id].clk_enable = ops->clk_enable;
  580. }
  581. if (macro_id == TX_MACRO || macro_id == VA_MACRO)
  582. priv->macro_params[macro_id].clk_div_get = ops->clk_div_get;
  583. if (macro_id == VA_MACRO)
  584. priv->macro_params[macro_id].reg_wake_irq =
  585. ops->reg_wake_irq;
  586. priv->num_dais += ops->num_dais;
  587. priv->num_macros_registered++;
  588. priv->macros_supported[macro_id] = true;
  589. dev_info(dev, "%s: register macro successful:%d\n", __func__, macro_id);
  590. if (priv->num_macros_registered == priv->num_macros) {
  591. ret = lpass_cdc_copy_dais_from_macro(priv);
  592. if (ret < 0) {
  593. dev_err(dev, "%s: copy_dais failed\n", __func__);
  594. return ret;
  595. }
  596. if (priv->macros_supported[TX_MACRO] == false) {
  597. lpass_cdc_mclk_mux_tbl[WSA_MACRO][MCLK_MUX0] = WSA_MACRO;
  598. priv->current_mclk_mux_macro[WSA_MACRO] = WSA_MACRO;
  599. lpass_cdc_mclk_mux_tbl[VA_MACRO][MCLK_MUX0] = VA_MACRO;
  600. priv->current_mclk_mux_macro[VA_MACRO] = VA_MACRO;
  601. }
  602. ret = snd_soc_register_component(dev->parent, &lpass_cdc,
  603. priv->lpass_cdc_dais, priv->num_dais);
  604. if (ret < 0) {
  605. dev_err(dev, "%s: register codec failed\n", __func__);
  606. return ret;
  607. }
  608. }
  609. return 0;
  610. }
  611. EXPORT_SYMBOL(lpass_cdc_register_macro);
  612. /**
  613. * lpass_cdc_unregister_macro - De-Register macro from lpass_cdc
  614. *
  615. * @dev: macro device ptr.
  616. * @macro_id: ID of macro calling this API.
  617. *
  618. */
  619. void lpass_cdc_unregister_macro(struct device *dev, u16 macro_id)
  620. {
  621. struct lpass_cdc_priv *priv;
  622. if (!dev) {
  623. pr_err("%s: dev is null\n", __func__);
  624. return;
  625. }
  626. if (!lpass_cdc_is_valid_child_dev(dev)) {
  627. dev_err(dev, "%s: macro:%d not in valid registered macro-list\n",
  628. __func__, macro_id);
  629. return;
  630. }
  631. priv = dev_get_drvdata(dev->parent);
  632. if (!priv || (macro_id >= MAX_MACRO)) {
  633. dev_err(dev, "%s: priv is null or invalid macro\n", __func__);
  634. return;
  635. }
  636. priv->macro_params[macro_id].init = NULL;
  637. priv->macro_params[macro_id].num_dais = 0;
  638. priv->macro_params[macro_id].dai_ptr = NULL;
  639. priv->macro_params[macro_id].event_handler = NULL;
  640. priv->macro_params[macro_id].dev = NULL;
  641. if (macro_id == TX_MACRO) {
  642. priv->macro_params[macro_id].reg_wake_irq = NULL;
  643. priv->macro_params[macro_id].reg_evt_listener = NULL;
  644. priv->macro_params[macro_id].clk_enable = NULL;
  645. }
  646. if (macro_id == TX_MACRO || macro_id == VA_MACRO)
  647. priv->macro_params[macro_id].clk_div_get = NULL;
  648. priv->num_dais -= priv->macro_params[macro_id].num_dais;
  649. priv->num_macros_registered--;
  650. /* UNREGISTER CODEC HERE */
  651. if (priv->num_macros - 1 == priv->num_macros_registered)
  652. snd_soc_unregister_component(dev->parent);
  653. }
  654. EXPORT_SYMBOL(lpass_cdc_unregister_macro);
  655. void lpass_cdc_wsa_pa_on(struct device *dev, bool adie_lb)
  656. {
  657. struct lpass_cdc_priv *priv;
  658. if (!dev) {
  659. pr_err("%s: dev is null\n", __func__);
  660. return;
  661. }
  662. if (!lpass_cdc_is_valid_child_dev(dev)) {
  663. dev_err(dev, "%s: not a valid child dev\n",
  664. __func__);
  665. return;
  666. }
  667. priv = dev_get_drvdata(dev->parent);
  668. if (!priv) {
  669. dev_err(dev, "%s: priv is null\n", __func__);
  670. return;
  671. }
  672. if (adie_lb)
  673. lpass_cdc_notifier_call(priv,
  674. LPASS_CDC_WCD_EVT_PA_ON_POST_FSCLK_ADIE_LB);
  675. else
  676. lpass_cdc_notifier_call(priv,
  677. LPASS_CDC_WCD_EVT_PA_ON_POST_FSCLK);
  678. }
  679. EXPORT_SYMBOL(lpass_cdc_wsa_pa_on);
  680. int lpass_cdc_get_version(struct device *dev)
  681. {
  682. struct lpass_cdc_priv *priv;
  683. if (!dev) {
  684. pr_err("%s: dev is null\n", __func__);
  685. return -EINVAL;
  686. }
  687. if (!lpass_cdc_is_valid_child_dev(dev)) {
  688. dev_err(dev, "%s: child device for macro not added yet\n",
  689. __func__);
  690. return -EINVAL;
  691. }
  692. priv = dev_get_drvdata(dev->parent);
  693. if (!priv) {
  694. dev_err(dev, "%s: priv is null\n", __func__);
  695. return -EINVAL;
  696. }
  697. return priv->version;
  698. }
  699. EXPORT_SYMBOL(lpass_cdc_get_version);
  700. static ssize_t lpass_cdc_version_read(struct snd_info_entry *entry,
  701. void *file_private_data,
  702. struct file *file,
  703. char __user *buf, size_t count,
  704. loff_t pos)
  705. {
  706. struct lpass_cdc_priv *priv;
  707. char buffer[LPASS_CDC_VERSION_ENTRY_SIZE];
  708. int len = 0;
  709. priv = (struct lpass_cdc_priv *) entry->private_data;
  710. if (!priv) {
  711. pr_err("%s: lpass_cdc priv is null\n", __func__);
  712. return -EINVAL;
  713. }
  714. switch (priv->version) {
  715. case LPASS_CDC_VERSION_1_0:
  716. len = snprintf(buffer, sizeof(buffer), "LPASS_CDC_1_0\n");
  717. break;
  718. case LPASS_CDC_VERSION_1_1:
  719. len = snprintf(buffer, sizeof(buffer), "LPASS_CDC_1_1\n");
  720. break;
  721. case LPASS_CDC_VERSION_1_2:
  722. len = snprintf(buffer, sizeof(buffer), "LPASS_CDC_1_2\n");
  723. break;
  724. case LPASS_CDC_VERSION_2_1:
  725. len = snprintf(buffer, sizeof(buffer), "LPASS_CDC_2_1\n");
  726. break;
  727. default:
  728. len = snprintf(buffer, sizeof(buffer), "VER_UNDEFINED\n");
  729. }
  730. return simple_read_from_buffer(buf, count, &pos, buffer, len);
  731. }
  732. static int lpass_cdc_ssr_enable(struct device *dev, void *data)
  733. {
  734. struct lpass_cdc_priv *priv = data;
  735. int macro_idx;
  736. if (priv->initial_boot) {
  737. priv->initial_boot = false;
  738. return 0;
  739. }
  740. if (priv->rsc_clk_cb)
  741. priv->rsc_clk_cb(priv->clk_dev, LPASS_CDC_MACRO_EVT_SSR_UP);
  742. for (macro_idx = START_MACRO; macro_idx < MAX_MACRO; macro_idx++) {
  743. if (priv->macro_params[macro_idx].event_handler)
  744. priv->macro_params[macro_idx].event_handler(
  745. priv->component,
  746. LPASS_CDC_MACRO_EVT_CLK_RESET, 0x0);
  747. }
  748. trace_printk("%s: clk count reset\n", __func__);
  749. if (priv->rsc_clk_cb)
  750. priv->rsc_clk_cb(priv->clk_dev, LPASS_CDC_MACRO_EVT_SSR_GFMUX_UP);
  751. for (macro_idx = START_MACRO; macro_idx < MAX_MACRO; macro_idx++) {
  752. if (!priv->macro_params[macro_idx].event_handler)
  753. continue;
  754. priv->macro_params[macro_idx].event_handler(
  755. priv->component,
  756. LPASS_CDC_MACRO_EVT_PRE_SSR_UP, 0x0);
  757. }
  758. regcache_cache_only(priv->regmap, false);
  759. mutex_lock(&priv->clk_lock);
  760. priv->dev_up = true;
  761. mutex_unlock(&priv->clk_lock);
  762. regcache_mark_dirty(priv->regmap);
  763. lpass_cdc_clk_rsc_enable_all_clocks(priv->clk_dev, true);
  764. regcache_sync(priv->regmap);
  765. /* Add a 100usec sleep to ensure last register write is done */
  766. usleep_range(100,110);
  767. lpass_cdc_clk_rsc_enable_all_clocks(priv->clk_dev, false);
  768. trace_printk("%s: regcache_sync done\n", __func__);
  769. /* call ssr event for supported macros */
  770. for (macro_idx = START_MACRO; macro_idx < MAX_MACRO; macro_idx++) {
  771. if (!priv->macro_params[macro_idx].event_handler)
  772. continue;
  773. priv->macro_params[macro_idx].event_handler(
  774. priv->component,
  775. LPASS_CDC_MACRO_EVT_SSR_UP, 0x0);
  776. }
  777. trace_printk("%s: SSR up events processed by all macros\n", __func__);
  778. lpass_cdc_notifier_call(priv, LPASS_CDC_WCD_EVT_SSR_UP);
  779. return 0;
  780. }
  781. static void lpass_cdc_ssr_disable(struct device *dev, void *data)
  782. {
  783. struct lpass_cdc_priv *priv = data;
  784. int macro_idx;
  785. if (!priv->dev_up) {
  786. dev_err_ratelimited(priv->dev,
  787. "%s: already disabled\n", __func__);
  788. return;
  789. }
  790. lpass_cdc_notifier_call(priv, LPASS_CDC_WCD_EVT_PA_OFF_PRE_SSR);
  791. regcache_cache_only(priv->regmap, true);
  792. mutex_lock(&priv->clk_lock);
  793. priv->dev_up = false;
  794. mutex_unlock(&priv->clk_lock);
  795. if (priv->rsc_clk_cb)
  796. priv->rsc_clk_cb(priv->clk_dev, LPASS_CDC_MACRO_EVT_SSR_DOWN);
  797. /* call ssr event for supported macros */
  798. for (macro_idx = START_MACRO; macro_idx < MAX_MACRO; macro_idx++) {
  799. if (!priv->macro_params[macro_idx].event_handler)
  800. continue;
  801. priv->macro_params[macro_idx].event_handler(
  802. priv->component,
  803. LPASS_CDC_MACRO_EVT_SSR_DOWN, 0x0);
  804. }
  805. lpass_cdc_notifier_call(priv, LPASS_CDC_WCD_EVT_SSR_DOWN);
  806. }
  807. static struct snd_info_entry_ops lpass_cdc_info_ops = {
  808. .read = lpass_cdc_version_read,
  809. };
  810. static const struct snd_event_ops lpass_cdc_ssr_ops = {
  811. .enable = lpass_cdc_ssr_enable,
  812. .disable = lpass_cdc_ssr_disable,
  813. };
  814. /*
  815. * lpass_cdc_info_create_codec_entry - creates lpass_cdc module
  816. * @codec_root: The parent directory
  817. * @component: Codec component instance
  818. *
  819. * Creates lpass_cdc module and version entry under the given
  820. * parent directory.
  821. *
  822. * Return: 0 on success or negative error code on failure.
  823. */
  824. int lpass_cdc_info_create_codec_entry(struct snd_info_entry *codec_root,
  825. struct snd_soc_component *component)
  826. {
  827. struct snd_info_entry *version_entry;
  828. struct lpass_cdc_priv *priv;
  829. struct snd_soc_card *card;
  830. if (!codec_root || !component)
  831. return -EINVAL;
  832. priv = snd_soc_component_get_drvdata(component);
  833. if (priv->entry) {
  834. dev_dbg(priv->dev,
  835. "%s:lpass_cdc module already created\n", __func__);
  836. return 0;
  837. }
  838. card = component->card;
  839. priv->entry = snd_info_create_module_entry(codec_root->module,
  840. "lpass_cdc", codec_root);
  841. if (!priv->entry) {
  842. dev_dbg(component->dev, "%s: failed to create lpass_cdc entry\n",
  843. __func__);
  844. return -ENOMEM;
  845. }
  846. priv->entry->mode = S_IFDIR | 0555;
  847. if (snd_info_register(priv->entry) < 0) {
  848. snd_info_free_entry(priv->entry);
  849. return -ENOMEM;
  850. }
  851. version_entry = snd_info_create_card_entry(card->snd_card,
  852. "version",
  853. priv->entry);
  854. if (!version_entry) {
  855. dev_err(component->dev, "%s: failed to create lpass_cdc version entry\n",
  856. __func__);
  857. snd_info_free_entry(priv->entry);
  858. return -ENOMEM;
  859. }
  860. version_entry->private_data = priv;
  861. version_entry->size = LPASS_CDC_VERSION_ENTRY_SIZE;
  862. version_entry->content = SNDRV_INFO_CONTENT_DATA;
  863. version_entry->c.ops = &lpass_cdc_info_ops;
  864. if (snd_info_register(version_entry) < 0) {
  865. snd_info_free_entry(version_entry);
  866. snd_info_free_entry(priv->entry);
  867. return -ENOMEM;
  868. }
  869. priv->version_entry = version_entry;
  870. return 0;
  871. }
  872. EXPORT_SYMBOL(lpass_cdc_info_create_codec_entry);
  873. /**
  874. * lpass_cdc_register_wake_irq - Register wake irq of Tx macro
  875. *
  876. * @component: codec component ptr.
  877. * @ipc_wakeup: bool to identify ipc_wakeup to be used or HW interrupt line.
  878. *
  879. * Return: 0 on success or negative error code on failure.
  880. */
  881. int lpass_cdc_register_wake_irq(struct snd_soc_component *component,
  882. u32 ipc_wakeup)
  883. {
  884. struct lpass_cdc_priv *priv = NULL;
  885. if (!component)
  886. return -EINVAL;
  887. priv = snd_soc_component_get_drvdata(component);
  888. if (!priv)
  889. return -EINVAL;
  890. if (!lpass_cdc_is_valid_codec_dev(priv->dev)) {
  891. dev_err(component->dev, "%s: invalid codec\n", __func__);
  892. return -EINVAL;
  893. }
  894. if (priv->macro_params[VA_MACRO].reg_wake_irq)
  895. priv->macro_params[VA_MACRO].reg_wake_irq(
  896. component, ipc_wakeup);
  897. return 0;
  898. }
  899. EXPORT_SYMBOL(lpass_cdc_register_wake_irq);
  900. /**
  901. * lpass_cdc_tx_mclk_enable - Enable/Disable TX Macro mclk
  902. *
  903. * @component: pointer to codec component instance.
  904. * @enable: set true to enable, otherwise false.
  905. *
  906. * Returns 0 on success or -EINVAL on error.
  907. */
  908. int lpass_cdc_tx_mclk_enable(struct snd_soc_component *component,
  909. bool enable)
  910. {
  911. struct lpass_cdc_priv *priv = NULL;
  912. int ret = 0;
  913. if (!component)
  914. return -EINVAL;
  915. priv = snd_soc_component_get_drvdata(component);
  916. if (!priv)
  917. return -EINVAL;
  918. if (!lpass_cdc_is_valid_codec_dev(priv->dev)) {
  919. dev_err(component->dev, "%s: invalid codec\n", __func__);
  920. return -EINVAL;
  921. }
  922. if (priv->macro_params[TX_MACRO].clk_enable)
  923. ret = priv->macro_params[TX_MACRO].clk_enable(component,
  924. enable);
  925. return ret;
  926. }
  927. EXPORT_SYMBOL(lpass_cdc_tx_mclk_enable);
  928. /**
  929. * lpass_cdc_register_event_listener - Register/Deregister to event listener
  930. *
  931. * @component: pointer to codec component instance.
  932. * @enable: when set to 1 registers to event listener otherwise, derigisters
  933. * from the event listener
  934. *
  935. * Returns 0 on success or -EINVAL on error.
  936. */
  937. int lpass_cdc_register_event_listener(struct snd_soc_component *component,
  938. bool enable)
  939. {
  940. struct lpass_cdc_priv *priv = NULL;
  941. int ret = 0;
  942. if (!component)
  943. return -EINVAL;
  944. priv = snd_soc_component_get_drvdata(component);
  945. if (!priv)
  946. return -EINVAL;
  947. if (!lpass_cdc_is_valid_codec_dev(priv->dev)) {
  948. dev_err(component->dev, "%s: invalid codec\n", __func__);
  949. return -EINVAL;
  950. }
  951. if (priv->macro_params[TX_MACRO].reg_evt_listener)
  952. ret = priv->macro_params[TX_MACRO].reg_evt_listener(component,
  953. enable);
  954. return ret;
  955. }
  956. EXPORT_SYMBOL(lpass_cdc_register_event_listener);
  957. static int lpass_cdc_soc_codec_probe(struct snd_soc_component *component)
  958. {
  959. struct lpass_cdc_priv *priv = dev_get_drvdata(component->dev);
  960. int macro_idx, ret = 0;
  961. u8 core_id_0 = 0, core_id_1 = 0;
  962. snd_soc_component_init_regmap(component, priv->regmap);
  963. if (!priv->version) {
  964. /*
  965. * In order for the ADIE RTC to differentiate between targets
  966. * version info is used.
  967. * Assign 1.0 for target with only one macro
  968. * Assign 1.1 for target with two macros
  969. * Assign 1.2 for target with more than two macros
  970. */
  971. if (priv->num_macros_registered == 1)
  972. priv->version = LPASS_CDC_VERSION_1_0;
  973. else if (priv->num_macros_registered == 2)
  974. priv->version = LPASS_CDC_VERSION_1_1;
  975. else if (priv->num_macros_registered > 2)
  976. priv->version = LPASS_CDC_VERSION_1_2;
  977. }
  978. /* Assign lpass_cdc version */
  979. core_id_0 = snd_soc_component_read(component,
  980. LPASS_CDC_VA_TOP_CSR_CORE_ID_0);
  981. core_id_1 = snd_soc_component_read(component,
  982. LPASS_CDC_VA_TOP_CSR_CORE_ID_1);
  983. if ((core_id_0 == 0x01) && (core_id_1 == 0x0F))
  984. priv->version = LPASS_CDC_VERSION_2_0;
  985. if ((core_id_0 == 0x02) && (core_id_1 == 0x0E))
  986. priv->version = LPASS_CDC_VERSION_2_1;
  987. /* call init for supported macros */
  988. for (macro_idx = START_MACRO; macro_idx < MAX_MACRO; macro_idx++) {
  989. if (priv->macro_params[macro_idx].init) {
  990. ret = priv->macro_params[macro_idx].init(component);
  991. if (ret < 0) {
  992. dev_err(component->dev,
  993. "%s: init for macro %d failed\n",
  994. __func__, macro_idx);
  995. goto err;
  996. }
  997. }
  998. }
  999. priv->component = component;
  1000. ret = snd_event_client_register(priv->dev, &lpass_cdc_ssr_ops, priv);
  1001. if (!ret) {
  1002. snd_event_notify(priv->dev, SND_EVENT_UP);
  1003. } else {
  1004. dev_err(component->dev,
  1005. "%s: Registration with SND event FWK failed ret = %d\n",
  1006. __func__, ret);
  1007. goto err;
  1008. }
  1009. dev_dbg(component->dev, "%s: lpass_cdc soc codec probe success\n",
  1010. __func__);
  1011. err:
  1012. return ret;
  1013. }
  1014. static void lpass_cdc_soc_codec_remove(struct snd_soc_component *component)
  1015. {
  1016. struct lpass_cdc_priv *priv = dev_get_drvdata(component->dev);
  1017. int macro_idx;
  1018. snd_event_client_deregister(priv->dev);
  1019. /* call exit for supported macros */
  1020. for (macro_idx = START_MACRO; macro_idx < MAX_MACRO; macro_idx++)
  1021. if (priv->macro_params[macro_idx].exit)
  1022. priv->macro_params[macro_idx].exit(component);
  1023. return;
  1024. }
  1025. static const struct snd_soc_component_driver lpass_cdc = {
  1026. .name = DRV_NAME,
  1027. .probe = lpass_cdc_soc_codec_probe,
  1028. .remove = lpass_cdc_soc_codec_remove,
  1029. };
  1030. static void lpass_cdc_add_child_devices(struct work_struct *work)
  1031. {
  1032. struct lpass_cdc_priv *priv;
  1033. bool split_codec = false;
  1034. struct platform_device *pdev;
  1035. struct device_node *node;
  1036. int ret = 0, count = 0;
  1037. struct wcd_ctrl_platform_data *platdata = NULL;
  1038. char plat_dev_name[LPASS_CDC_STRING_LEN] = "";
  1039. priv = container_of(work, struct lpass_cdc_priv,
  1040. lpass_cdc_add_child_devices_work);
  1041. if (!priv) {
  1042. pr_err("%s: Memory for lpass_cdc priv does not exist\n",
  1043. __func__);
  1044. return;
  1045. }
  1046. if (!priv->dev || !priv->dev->of_node) {
  1047. dev_err(priv->dev, "%s: DT node for lpass_cdc does not exist\n",
  1048. __func__);
  1049. return;
  1050. }
  1051. platdata = &priv->plat_data;
  1052. priv->child_count = 0;
  1053. for_each_available_child_of_node(priv->dev->of_node, node) {
  1054. split_codec = false;
  1055. if (of_find_property(node, "qcom,split-codec", NULL)) {
  1056. split_codec = true;
  1057. dev_dbg(priv->dev, "%s: split codec slave exists\n",
  1058. __func__);
  1059. }
  1060. strlcpy(plat_dev_name, node->name,
  1061. (LPASS_CDC_STRING_LEN - 1));
  1062. pdev = platform_device_alloc(plat_dev_name, -1);
  1063. if (!pdev) {
  1064. dev_err(priv->dev, "%s: pdev memory alloc failed\n",
  1065. __func__);
  1066. ret = -ENOMEM;
  1067. goto err;
  1068. }
  1069. pdev->dev.parent = priv->dev;
  1070. pdev->dev.of_node = node;
  1071. priv->dev->platform_data = platdata;
  1072. if (split_codec)
  1073. priv->wcd_dev = &pdev->dev;
  1074. ret = platform_device_add(pdev);
  1075. if (ret) {
  1076. dev_err(&pdev->dev,
  1077. "%s: Cannot add platform device\n",
  1078. __func__);
  1079. platform_device_put(pdev);
  1080. goto fail_pdev_add;
  1081. }
  1082. if (priv->child_count < LPASS_CDC_CHILD_DEVICES_MAX)
  1083. priv->pdev_child_devices[priv->child_count++] = pdev;
  1084. else
  1085. goto err;
  1086. }
  1087. return;
  1088. fail_pdev_add:
  1089. for (count = 0; count < priv->child_count; count++)
  1090. platform_device_put(priv->pdev_child_devices[count]);
  1091. err:
  1092. return;
  1093. }
  1094. static int lpass_cdc_probe(struct platform_device *pdev)
  1095. {
  1096. struct lpass_cdc_priv *priv;
  1097. u32 num_macros = 0;
  1098. int ret;
  1099. struct clk *lpass_core_hw_vote = NULL;
  1100. struct clk *lpass_audio_hw_vote = NULL;
  1101. priv = devm_kzalloc(&pdev->dev, sizeof(struct lpass_cdc_priv),
  1102. GFP_KERNEL);
  1103. if (!priv)
  1104. return -ENOMEM;
  1105. ret = of_property_read_u32(pdev->dev.of_node, "qcom,num-macros",
  1106. &num_macros);
  1107. if (ret) {
  1108. dev_err(&pdev->dev,
  1109. "%s:num-macros property not found\n",
  1110. __func__);
  1111. return ret;
  1112. }
  1113. priv->num_macros = num_macros;
  1114. if (priv->num_macros > MAX_MACRO) {
  1115. dev_err(&pdev->dev,
  1116. "%s:num_macros(%d) > MAX_MACRO(%d) than supported\n",
  1117. __func__, priv->num_macros, MAX_MACRO);
  1118. return -EINVAL;
  1119. }
  1120. ret = of_property_read_u32(pdev->dev.of_node,
  1121. "qcom,lpass-cdc-version", &priv->version);
  1122. if (ret) {
  1123. dev_dbg(&pdev->dev, "%s:lpass_cdc version not specified\n",
  1124. __func__);
  1125. ret = 0;
  1126. }
  1127. BLOCKING_INIT_NOTIFIER_HEAD(&priv->notifier);
  1128. priv->dev = &pdev->dev;
  1129. priv->dev_up = true;
  1130. priv->initial_boot = true;
  1131. priv->regmap = lpass_cdc_regmap_init(priv->dev,
  1132. &lpass_cdc_regmap_config);
  1133. if (IS_ERR_OR_NULL((void *)(priv->regmap))) {
  1134. dev_err(&pdev->dev, "%s:regmap init failed\n", __func__);
  1135. return -EINVAL;
  1136. }
  1137. devm_regmap_qti_debugfs_register(priv->dev, priv->regmap);
  1138. priv->read_dev = __lpass_cdc_reg_read;
  1139. priv->write_dev = __lpass_cdc_reg_write;
  1140. priv->plat_data.handle = (void *) priv;
  1141. priv->plat_data.update_wcd_event = lpass_cdc_update_wcd_event;
  1142. priv->plat_data.register_notifier = lpass_cdc_register_notifier;
  1143. priv->core_hw_vote_count = 0;
  1144. priv->core_audio_vote_count = 0;
  1145. dev_set_drvdata(&pdev->dev, priv);
  1146. mutex_init(&priv->io_lock);
  1147. mutex_init(&priv->clk_lock);
  1148. mutex_init(&priv->vote_lock);
  1149. INIT_WORK(&priv->lpass_cdc_add_child_devices_work,
  1150. lpass_cdc_add_child_devices);
  1151. /* Register LPASS core hw vote */
  1152. lpass_core_hw_vote = devm_clk_get(&pdev->dev, "lpass_core_hw_vote");
  1153. if (IS_ERR(lpass_core_hw_vote)) {
  1154. ret = PTR_ERR(lpass_core_hw_vote);
  1155. dev_dbg(&pdev->dev, "%s: clk get %s failed %d\n",
  1156. __func__, "lpass_core_hw_vote", ret);
  1157. lpass_core_hw_vote = NULL;
  1158. ret = 0;
  1159. }
  1160. priv->lpass_core_hw_vote = lpass_core_hw_vote;
  1161. /* Register LPASS audio hw vote */
  1162. lpass_audio_hw_vote = devm_clk_get(&pdev->dev, "lpass_audio_hw_vote");
  1163. if (IS_ERR(lpass_audio_hw_vote)) {
  1164. ret = PTR_ERR(lpass_audio_hw_vote);
  1165. dev_dbg(&pdev->dev, "%s: clk get %s failed %d\n",
  1166. __func__, "lpass_audio_hw_vote", ret);
  1167. lpass_audio_hw_vote = NULL;
  1168. ret = 0;
  1169. }
  1170. priv->lpass_audio_hw_vote = lpass_audio_hw_vote;
  1171. schedule_work(&priv->lpass_cdc_add_child_devices_work);
  1172. return 0;
  1173. }
  1174. static int lpass_cdc_remove(struct platform_device *pdev)
  1175. {
  1176. struct lpass_cdc_priv *priv = dev_get_drvdata(&pdev->dev);
  1177. if (!priv)
  1178. return -EINVAL;
  1179. of_platform_depopulate(&pdev->dev);
  1180. mutex_destroy(&priv->io_lock);
  1181. mutex_destroy(&priv->clk_lock);
  1182. mutex_destroy(&priv->vote_lock);
  1183. return 0;
  1184. }
  1185. #ifdef CONFIG_PM
  1186. int lpass_cdc_runtime_resume(struct device *dev)
  1187. {
  1188. struct lpass_cdc_priv *priv = dev_get_drvdata(dev->parent);
  1189. int ret = 0;
  1190. mutex_lock(&priv->vote_lock);
  1191. if (priv->lpass_core_hw_vote == NULL) {
  1192. dev_dbg(dev, "%s: Invalid lpass core hw node\n", __func__);
  1193. goto audio_vote;
  1194. }
  1195. if (priv->core_hw_vote_count == 0) {
  1196. ret = digital_cdc_rsc_mgr_hw_vote_enable(priv->lpass_core_hw_vote);
  1197. if (ret < 0) {
  1198. dev_err(dev, "%s:lpass core hw enable failed\n",
  1199. __func__);
  1200. goto audio_vote;
  1201. }
  1202. }
  1203. priv->core_hw_vote_count++;
  1204. trace_printk("%s: hw vote count %d\n",
  1205. __func__, priv->core_hw_vote_count);
  1206. audio_vote:
  1207. if (priv->lpass_audio_hw_vote == NULL) {
  1208. dev_dbg(dev, "%s: Invalid lpass audio hw node\n", __func__);
  1209. goto done;
  1210. }
  1211. if (priv->core_audio_vote_count == 0) {
  1212. ret = digital_cdc_rsc_mgr_hw_vote_enable(priv->lpass_audio_hw_vote);
  1213. if (ret < 0) {
  1214. dev_err(dev, "%s:lpass audio hw enable failed\n",
  1215. __func__);
  1216. goto done;
  1217. }
  1218. }
  1219. priv->core_audio_vote_count++;
  1220. trace_printk("%s: audio vote count %d\n",
  1221. __func__, priv->core_audio_vote_count);
  1222. done:
  1223. mutex_unlock(&priv->vote_lock);
  1224. pm_runtime_set_autosuspend_delay(priv->dev, LPASS_CDC_AUTO_SUSPEND_DELAY);
  1225. return 0;
  1226. }
  1227. EXPORT_SYMBOL(lpass_cdc_runtime_resume);
  1228. int lpass_cdc_runtime_suspend(struct device *dev)
  1229. {
  1230. struct lpass_cdc_priv *priv = dev_get_drvdata(dev->parent);
  1231. mutex_lock(&priv->vote_lock);
  1232. if (priv->lpass_core_hw_vote != NULL) {
  1233. if (--priv->core_hw_vote_count == 0)
  1234. digital_cdc_rsc_mgr_hw_vote_disable(
  1235. priv->lpass_core_hw_vote);
  1236. if (priv->core_hw_vote_count < 0)
  1237. priv->core_hw_vote_count = 0;
  1238. } else {
  1239. dev_dbg(dev, "%s: Invalid lpass core hw node\n",
  1240. __func__);
  1241. }
  1242. trace_printk("%s: hw vote count %d\n",
  1243. __func__, priv->core_hw_vote_count);
  1244. if (priv->lpass_audio_hw_vote != NULL) {
  1245. if (--priv->core_audio_vote_count == 0)
  1246. digital_cdc_rsc_mgr_hw_vote_disable(
  1247. priv->lpass_audio_hw_vote);
  1248. if (priv->core_audio_vote_count < 0)
  1249. priv->core_audio_vote_count = 0;
  1250. } else {
  1251. dev_dbg(dev, "%s: Invalid lpass audio hw node\n",
  1252. __func__);
  1253. }
  1254. trace_printk("%s: audio vote count %d\n",
  1255. __func__, priv->core_audio_vote_count);
  1256. mutex_unlock(&priv->vote_lock);
  1257. return 0;
  1258. }
  1259. EXPORT_SYMBOL(lpass_cdc_runtime_suspend);
  1260. #endif /* CONFIG_PM */
  1261. bool lpass_cdc_check_core_votes(struct device *dev)
  1262. {
  1263. struct lpass_cdc_priv *priv = dev_get_drvdata(dev->parent);
  1264. bool ret = true;
  1265. mutex_lock(&priv->vote_lock);
  1266. if ((priv->lpass_core_hw_vote && !priv->core_hw_vote_count) ||
  1267. (priv->lpass_audio_hw_vote && !priv->core_audio_vote_count))
  1268. ret = false;
  1269. mutex_unlock(&priv->vote_lock);
  1270. return ret;
  1271. }
  1272. EXPORT_SYMBOL(lpass_cdc_check_core_votes);
  1273. static const struct of_device_id lpass_cdc_dt_match[] = {
  1274. {.compatible = "qcom,lpass-cdc"},
  1275. {}
  1276. };
  1277. MODULE_DEVICE_TABLE(of, lpass_cdc_dt_match);
  1278. static struct platform_driver lpass_cdc_drv = {
  1279. .driver = {
  1280. .name = "lpass-cdc",
  1281. .owner = THIS_MODULE,
  1282. .of_match_table = lpass_cdc_dt_match,
  1283. .suppress_bind_attrs = true,
  1284. },
  1285. .probe = lpass_cdc_probe,
  1286. .remove = lpass_cdc_remove,
  1287. };
  1288. static int lpass_cdc_drv_init(void)
  1289. {
  1290. return platform_driver_register(&lpass_cdc_drv);
  1291. }
  1292. static void lpass_cdc_drv_exit(void)
  1293. {
  1294. platform_driver_unregister(&lpass_cdc_drv);
  1295. }
  1296. static int __init lpass_cdc_init(void)
  1297. {
  1298. lpass_cdc_drv_init();
  1299. lpass_cdc_clk_rsc_mgr_init();
  1300. return 0;
  1301. }
  1302. module_init(lpass_cdc_init);
  1303. static void __exit lpass_cdc_exit(void)
  1304. {
  1305. lpass_cdc_clk_rsc_mgr_exit();
  1306. lpass_cdc_drv_exit();
  1307. }
  1308. module_exit(lpass_cdc_exit);
  1309. MODULE_DESCRIPTION("LPASS Codec driver");
  1310. MODULE_LICENSE("GPL v2");