dp_rx_err.c 30 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100
  1. /*
  2. * Copyright (c) 2016-2017 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "dp_types.h"
  19. #include "dp_rx.h"
  20. #include "dp_peer.h"
  21. #include "dp_internal.h"
  22. #include "hal_api.h"
  23. #include "qdf_trace.h"
  24. #include "qdf_nbuf.h"
  25. #ifdef CONFIG_MCL
  26. #include <cds_ieee80211_common.h>
  27. #else
  28. #include <ieee80211.h>
  29. #endif
  30. #include "dp_rx_defrag.h"
  31. #include <enet.h> /* LLC_SNAP_HDR_LEN */
  32. #ifdef RX_DESC_DEBUG_CHECK
  33. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  34. {
  35. if (qdf_unlikely(rx_desc->magic != DP_RX_DESC_MAGIC)) {
  36. return false;
  37. }
  38. rx_desc->magic = 0;
  39. return true;
  40. }
  41. #else
  42. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  43. {
  44. return true;
  45. }
  46. #endif
  47. /**
  48. * dp_rx_msdus_drop() - Drops all MSDU's per MPDU
  49. *
  50. * @soc: core txrx main context
  51. * @ring_desc: opaque pointer to the REO error ring descriptor
  52. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  53. * @head: head of the local descriptor free-list
  54. * @tail: tail of the local descriptor free-list
  55. * @quota: No. of units (packets) that can be serviced in one shot.
  56. *
  57. * This function is used to drop all MSDU in an MPDU
  58. *
  59. * Return: uint32_t: No. of elements processed
  60. */
  61. static uint32_t dp_rx_msdus_drop(struct dp_soc *soc, void *ring_desc,
  62. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  63. union dp_rx_desc_list_elem_t **head,
  64. union dp_rx_desc_list_elem_t **tail,
  65. uint32_t quota)
  66. {
  67. uint32_t rx_bufs_used = 0;
  68. void *link_desc_va;
  69. struct hal_buf_info buf_info;
  70. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  71. int i;
  72. uint8_t *rx_tlv_hdr;
  73. uint32_t tid;
  74. hal_rx_reo_buf_paddr_get(ring_desc, &buf_info);
  75. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  76. /* No UNMAP required -- this is "malloc_consistent" memory */
  77. hal_rx_msdu_list_get(link_desc_va, &msdu_list,
  78. &mpdu_desc_info->msdu_count);
  79. for (i = 0; (i < mpdu_desc_info->msdu_count) && quota--; i++) {
  80. struct dp_rx_desc *rx_desc =
  81. dp_rx_cookie_2_va_rxdma_buf(soc,
  82. msdu_list.sw_cookie[i]);
  83. qdf_assert(rx_desc);
  84. if (!dp_rx_desc_check_magic(rx_desc)) {
  85. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  86. FL("Invalid rx_desc cookie=%d"),
  87. msdu_list.sw_cookie[i]);
  88. return rx_bufs_used;
  89. }
  90. rx_bufs_used++;
  91. tid = hal_rx_mpdu_start_tid_get(rx_desc->rx_buf_start);
  92. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  93. "Packet received with PN error for tid :%d", tid);
  94. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  95. if (hal_rx_encryption_info_valid(rx_tlv_hdr))
  96. hal_rx_print_pn(rx_tlv_hdr);
  97. /* Just free the buffers */
  98. qdf_nbuf_free(rx_desc->nbuf);
  99. dp_rx_add_to_free_desc_list(head, tail, rx_desc);
  100. }
  101. return rx_bufs_used;
  102. }
  103. /**
  104. * dp_rx_pn_error_handle() - Handles PN check errors
  105. *
  106. * @soc: core txrx main context
  107. * @ring_desc: opaque pointer to the REO error ring descriptor
  108. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  109. * @head: head of the local descriptor free-list
  110. * @tail: tail of the local descriptor free-list
  111. * @quota: No. of units (packets) that can be serviced in one shot.
  112. *
  113. * This function implements PN error handling
  114. * If the peer is configured to ignore the PN check errors
  115. * or if DP feels, that this frame is still OK, the frame can be
  116. * re-injected back to REO to use some of the other features
  117. * of REO e.g. duplicate detection/routing to other cores
  118. *
  119. * Return: uint32_t: No. of elements processed
  120. */
  121. static uint32_t
  122. dp_rx_pn_error_handle(struct dp_soc *soc, void *ring_desc,
  123. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  124. union dp_rx_desc_list_elem_t **head,
  125. union dp_rx_desc_list_elem_t **tail,
  126. uint32_t quota)
  127. {
  128. uint16_t peer_id;
  129. uint32_t rx_bufs_used = 0;
  130. struct dp_peer *peer;
  131. bool peer_pn_policy = false;
  132. peer_id = DP_PEER_METADATA_PEER_ID_GET(
  133. mpdu_desc_info->peer_meta_data);
  134. peer = dp_peer_find_by_id(soc, peer_id);
  135. if (qdf_likely(peer)) {
  136. /*
  137. * TODO: Check for peer specific policies & set peer_pn_policy
  138. */
  139. }
  140. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  141. "Packet received with PN error");
  142. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  143. "discard rx due to PN error for peer %p "
  144. "(%02x:%02x:%02x:%02x:%02x:%02x)\n",
  145. peer,
  146. peer->mac_addr.raw[0], peer->mac_addr.raw[1],
  147. peer->mac_addr.raw[2], peer->mac_addr.raw[3],
  148. peer->mac_addr.raw[4], peer->mac_addr.raw[5]);
  149. /* No peer PN policy -- definitely drop */
  150. if (!peer_pn_policy)
  151. rx_bufs_used = dp_rx_msdus_drop(soc, ring_desc,
  152. mpdu_desc_info,
  153. head, tail, quota);
  154. return rx_bufs_used;
  155. }
  156. /**
  157. * dp_rx_2k_jump_handle() - Handles Sequence Number Jump by 2K
  158. *
  159. * @soc: core txrx main context
  160. * @ring_desc: opaque pointer to the REO error ring descriptor
  161. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  162. * @head: head of the local descriptor free-list
  163. * @tail: tail of the local descriptor free-list
  164. * @quota: No. of units (packets) that can be serviced in one shot.
  165. *
  166. * This function implements the error handling when sequence number
  167. * of the MPDU jumps suddenly by 2K.Today there are 2 cases that
  168. * need to be handled:
  169. * A) CSN (Current Sequence Number) = Last Valid SN (LSN) + 2K
  170. * B) CSN = LSN + 2K, but falls within a "BA sized window" of the SSN
  171. * For case A) the protocol stack is invoked to generate DELBA/DEAUTH frame
  172. * For case B), the frame is normally dropped, no more action is taken
  173. *
  174. * Return: uint32_t: No. of elements processed
  175. */
  176. static uint32_t
  177. dp_rx_2k_jump_handle(struct dp_soc *soc, void *ring_desc,
  178. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  179. union dp_rx_desc_list_elem_t **head,
  180. union dp_rx_desc_list_elem_t **tail,
  181. uint32_t quota)
  182. {
  183. return dp_rx_msdus_drop(soc, ring_desc, mpdu_desc_info,
  184. head, tail, quota);
  185. }
  186. static bool
  187. dp_rx_chain_msdus(struct dp_soc *soc, qdf_nbuf_t nbuf,
  188. struct dp_rx_desc *rx_desc)
  189. {
  190. bool mpdu_done = false;
  191. if (hal_rx_msdu_end_first_msdu_get(rx_desc->rx_buf_start)) {
  192. qdf_nbuf_set_chfrag_start(rx_desc->nbuf, 1);
  193. soc->invalid_peer_head_msdu = NULL;
  194. soc->invalid_peer_tail_msdu = NULL;
  195. }
  196. if (hal_rx_msdu_end_last_msdu_get(rx_desc->rx_buf_start)) {
  197. qdf_nbuf_set_chfrag_end(rx_desc->nbuf, 1);
  198. mpdu_done = true;
  199. }
  200. DP_RX_LIST_APPEND(soc->invalid_peer_head_msdu,
  201. soc->invalid_peer_tail_msdu,
  202. nbuf);
  203. return mpdu_done;
  204. }
  205. /**
  206. * dp_rx_null_q_desc_handle() - Function to handle NULL Queue
  207. * descriptor violation on either a
  208. * REO or WBM ring
  209. *
  210. * @soc: core DP main context
  211. * @rx_desc : pointer to the sw rx descriptor
  212. * @head: pointer to head of rx descriptors to be added to free list
  213. * @tail: pointer to tail of rx descriptors to be added to free list
  214. * quota: upper limit of descriptors that can be reaped
  215. *
  216. * This function handles NULL queue descriptor violations arising out
  217. * a missing REO queue for a given peer or a given TID. This typically
  218. * may happen if a packet is received on a QOS enabled TID before the
  219. * ADDBA negotiation for that TID, when the TID queue is setup. Or
  220. * it may also happen for MC/BC frames if they are not routed to the
  221. * non-QOS TID queue, in the absence of any other default TID queue.
  222. * This error can show up both in a REO destination or WBM release ring.
  223. *
  224. * Return: uint32_t: No. of Rx buffers reaped
  225. */
  226. static uint32_t
  227. dp_rx_null_q_desc_handle(struct dp_soc *soc, struct dp_rx_desc *rx_desc,
  228. union dp_rx_desc_list_elem_t **head,
  229. union dp_rx_desc_list_elem_t **tail,
  230. uint32_t quota)
  231. {
  232. uint32_t rx_bufs_used = 0;
  233. uint32_t pkt_len, l2_hdr_offset;
  234. uint16_t msdu_len;
  235. qdf_nbuf_t nbuf;
  236. struct dp_vdev *vdev;
  237. uint16_t peer_id = 0xFFFF;
  238. struct dp_peer *peer = NULL;
  239. uint32_t sgi, rate_mcs, tid;
  240. uint8_t count;
  241. struct mect_entry *mect_entry;
  242. uint8_t *nbuf_data = NULL;
  243. rx_bufs_used++;
  244. nbuf = rx_desc->nbuf;
  245. qdf_nbuf_unmap_single(soc->osdev, nbuf,
  246. QDF_DMA_BIDIRECTIONAL);
  247. rx_desc->rx_buf_start = qdf_nbuf_data(nbuf);
  248. l2_hdr_offset =
  249. hal_rx_msdu_end_l3_hdr_padding_get(rx_desc->rx_buf_start);
  250. msdu_len = hal_rx_msdu_start_msdu_len_get(rx_desc->rx_buf_start);
  251. pkt_len = msdu_len + l2_hdr_offset + RX_PKT_TLVS_LEN;
  252. /* Set length in nbuf */
  253. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  254. /*
  255. * Check if DMA completed -- msdu_done is the last bit
  256. * to be written
  257. */
  258. if (!hal_rx_attn_msdu_done_get(rx_desc->rx_buf_start)) {
  259. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  260. FL("MSDU DONE failure"));
  261. hal_rx_dump_pkt_tlvs(rx_desc->rx_buf_start,
  262. QDF_TRACE_LEVEL_INFO);
  263. qdf_assert(0);
  264. }
  265. peer_id = hal_rx_mpdu_start_sw_peer_id_get(rx_desc->rx_buf_start);
  266. peer = dp_peer_find_by_id(soc, peer_id);
  267. if (!peer) {
  268. bool mpdu_done = false;
  269. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  270. FL("peer is NULL"));
  271. mpdu_done = dp_rx_chain_msdus(soc, nbuf, rx_desc);
  272. if (mpdu_done)
  273. dp_rx_process_invalid_peer(soc, nbuf);
  274. dp_rx_add_to_free_desc_list(head, tail, rx_desc);
  275. return rx_bufs_used;
  276. }
  277. vdev = peer->vdev;
  278. if (!vdev) {
  279. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  280. FL("INVALID vdev %p OR osif_rx"), vdev);
  281. /* Drop & free packet */
  282. qdf_nbuf_free(nbuf);
  283. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  284. goto fail;
  285. }
  286. sgi = hal_rx_msdu_start_sgi_get(rx_desc->rx_buf_start);
  287. rate_mcs = hal_rx_msdu_start_rate_mcs_get(rx_desc->rx_buf_start);
  288. tid = hal_rx_mpdu_start_tid_get(rx_desc->rx_buf_start);
  289. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  290. "%s: %d, SGI: %d, rate_mcs: %d, tid: %d",
  291. __func__, __LINE__, sgi, rate_mcs, tid);
  292. /*
  293. * Advance the packet start pointer by total size of
  294. * pre-header TLV's
  295. */
  296. qdf_nbuf_pull_head(nbuf, (l2_hdr_offset + RX_PKT_TLVS_LEN));
  297. nbuf_data = qdf_nbuf_data(nbuf);
  298. for (count = 0; count < soc->mect_cnt; count++) {
  299. mect_entry = &soc->mect_table[count];
  300. mect_entry->ts = jiffies_64;
  301. if (!(memcmp(mect_entry->mac_addr, &nbuf_data[DP_MAC_ADDR_LEN],
  302. DP_MAC_ADDR_LEN))) {
  303. QDF_TRACE(QDF_MODULE_ID_DP,
  304. QDF_TRACE_LEVEL_INFO,
  305. FL("received pkt with same src MAC"));
  306. /* Drop & free packet */
  307. qdf_nbuf_free(nbuf);
  308. /* Statistics */
  309. goto fail;
  310. }
  311. }
  312. /* WDS Source Port Learning */
  313. if (qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet) &&
  314. (vdev->wds_enabled))
  315. dp_rx_wds_srcport_learn(soc, rx_desc->rx_buf_start, peer, nbuf);
  316. if (hal_rx_mpdu_start_mpdu_qos_control_valid_get(
  317. rx_desc->rx_buf_start)) {
  318. /* TODO: Assuming that qos_control_valid also indicates
  319. * unicast. Should we check this?
  320. */
  321. if (peer &&
  322. peer->rx_tid[tid].hw_qdesc_vaddr_unaligned == NULL) {
  323. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  324. dp_rx_tid_setup_wifi3(peer, tid, 1, IEEE80211_SEQ_MAX);
  325. }
  326. }
  327. #ifdef QCA_WIFI_NAPIER_EMULATION /* Debug code, remove later */
  328. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  329. "%s: p_id %d msdu_len %d hdr_off %d",
  330. __func__, peer_id, msdu_len, l2_hdr_offset);
  331. print_hex_dump(KERN_ERR,
  332. "\t Pkt Data:", DUMP_PREFIX_NONE, 32, 4,
  333. qdf_nbuf_data(nbuf), 128, false);
  334. #endif /* NAPIER_EMULATION */
  335. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  336. qdf_nbuf_set_next(nbuf, NULL);
  337. dp_rx_deliver_raw(vdev, nbuf, peer);
  338. } else {
  339. if (qdf_unlikely(peer->bss_peer)) {
  340. QDF_TRACE(QDF_MODULE_ID_DP,
  341. QDF_TRACE_LEVEL_INFO,
  342. FL("received pkt with same src MAC"));
  343. /* Drop & free packet */
  344. qdf_nbuf_free(nbuf);
  345. goto fail;
  346. }
  347. if (vdev->osif_rx) {
  348. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  349. FL("vdev %p osif_rx %p"), vdev,
  350. vdev->osif_rx);
  351. qdf_nbuf_set_next(nbuf, NULL);
  352. vdev->osif_rx(vdev->osif_vdev, nbuf);
  353. DP_STATS_INC(vdev->pdev, rx.to_stack.num, 1);
  354. } else {
  355. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  356. FL("INVALID vdev %p OR osif_rx"), vdev);
  357. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  358. }
  359. }
  360. fail:
  361. dp_rx_add_to_free_desc_list(head, tail, rx_desc);
  362. return rx_bufs_used;
  363. }
  364. /**
  365. * dp_rx_err_deliver() - Function to deliver error frames to OS
  366. *
  367. * @soc: core DP main context
  368. * @rx_desc : pointer to the sw rx descriptor
  369. * @head: pointer to head of rx descriptors to be added to free list
  370. * @tail: pointer to tail of rx descriptors to be added to free list
  371. * quota: upper limit of descriptors that can be reaped
  372. *
  373. * Return: uint32_t: No. of Rx buffers reaped
  374. */
  375. static uint32_t
  376. dp_rx_err_deliver(struct dp_soc *soc, struct dp_rx_desc *rx_desc,
  377. union dp_rx_desc_list_elem_t **head,
  378. union dp_rx_desc_list_elem_t **tail,
  379. uint32_t quota)
  380. {
  381. uint32_t rx_bufs_used = 0;
  382. uint32_t pkt_len, l2_hdr_offset;
  383. uint16_t msdu_len;
  384. qdf_nbuf_t nbuf;
  385. struct dp_vdev *vdev;
  386. uint16_t peer_id = 0xFFFF;
  387. struct dp_peer *peer = NULL;
  388. rx_bufs_used++;
  389. nbuf = rx_desc->nbuf;
  390. qdf_nbuf_unmap_single(soc->osdev, nbuf,
  391. QDF_DMA_BIDIRECTIONAL);
  392. rx_desc->rx_buf_start = qdf_nbuf_data(nbuf);
  393. /*
  394. * Check if DMA completed -- msdu_done is the last bit
  395. * to be written
  396. */
  397. if (!hal_rx_attn_msdu_done_get(rx_desc->rx_buf_start)) {
  398. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  399. FL("MSDU DONE failure"));
  400. hal_rx_dump_pkt_tlvs(rx_desc->rx_buf_start,
  401. QDF_TRACE_LEVEL_INFO);
  402. qdf_assert(0);
  403. }
  404. peer_id = hal_rx_mpdu_start_sw_peer_id_get(rx_desc->rx_buf_start);
  405. peer = dp_peer_find_by_id(soc, peer_id);
  406. if (!peer) {
  407. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  408. FL("peer is NULL"));
  409. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  410. qdf_nbuf_len(nbuf));
  411. /* Drop & free packet */
  412. qdf_nbuf_free(nbuf);
  413. goto fail;
  414. }
  415. vdev = peer->vdev;
  416. if (!vdev) {
  417. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  418. FL("INVALID vdev %p OR osif_rx"), vdev);
  419. /* Drop & free packet */
  420. qdf_nbuf_free(nbuf);
  421. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  422. goto fail;
  423. }
  424. /* Drop & free packet if mesh mode not enabled */
  425. if (!vdev->mesh_vdev) {
  426. qdf_nbuf_free(nbuf);
  427. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  428. goto fail;
  429. }
  430. l2_hdr_offset =
  431. hal_rx_msdu_end_l3_hdr_padding_get(rx_desc->rx_buf_start);
  432. msdu_len =
  433. hal_rx_msdu_start_msdu_len_get(rx_desc->rx_buf_start);
  434. pkt_len = msdu_len + l2_hdr_offset + RX_PKT_TLVS_LEN;
  435. /* Set length in nbuf */
  436. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  437. qdf_nbuf_set_next(nbuf, NULL);
  438. /*
  439. * Advance the packet start pointer by total size of
  440. * pre-header TLV's
  441. */
  442. qdf_nbuf_pull_head(nbuf, (l2_hdr_offset + RX_PKT_TLVS_LEN));
  443. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  444. dp_rx_deliver_raw(vdev, nbuf, peer);
  445. } else {
  446. DP_STATS_INC(vdev->pdev, rx.to_stack.num, 1);
  447. vdev->osif_rx(vdev->osif_vdev, nbuf);
  448. }
  449. fail:
  450. dp_rx_add_to_free_desc_list(head, tail, rx_desc);
  451. return rx_bufs_used;
  452. }
  453. /**
  454. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  455. * (WBM), following error handling
  456. *
  457. * @soc: core DP main context
  458. * @ring_desc: opaque pointer to the REO error ring descriptor
  459. *
  460. * Return: QDF_STATUS
  461. */
  462. static QDF_STATUS
  463. dp_rx_link_desc_return(struct dp_soc *soc, void *ring_desc)
  464. {
  465. void *buf_addr_info = HAL_RX_REO_BUF_ADDR_INFO_GET(ring_desc);
  466. struct dp_srng *wbm_desc_rel_ring = &soc->wbm_desc_rel_ring;
  467. void *wbm_rel_srng = wbm_desc_rel_ring->hal_srng;
  468. void *hal_soc = soc->hal_soc;
  469. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  470. void *src_srng_desc;
  471. if (!wbm_rel_srng) {
  472. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  473. "WBM RELEASE RING not initialized");
  474. return status;
  475. }
  476. if (qdf_unlikely(hal_srng_access_start(hal_soc, wbm_rel_srng))) {
  477. /* TODO */
  478. /*
  479. * Need API to convert from hal_ring pointer to
  480. * Ring Type / Ring Id combo
  481. */
  482. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  483. FL("HAL RING Access For WBM Release SRNG Failed - %p"),
  484. wbm_rel_srng);
  485. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  486. goto done;
  487. }
  488. src_srng_desc = hal_srng_src_get_next(hal_soc, wbm_rel_srng);
  489. if (qdf_likely(src_srng_desc)) {
  490. /* Return link descriptor through WBM ring (SW2WBM)*/
  491. hal_rx_msdu_link_desc_set(hal_soc,
  492. src_srng_desc, buf_addr_info);
  493. status = QDF_STATUS_SUCCESS;
  494. } else {
  495. struct hal_srng *srng = (struct hal_srng *)wbm_rel_srng;
  496. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  497. FL("WBM Release Ring (Id %d) Full"), srng->ring_id);
  498. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  499. "HP 0x%x Reap HP 0x%x TP 0x%x Cached TP 0x%x",
  500. *srng->u.src_ring.hp_addr, srng->u.src_ring.reap_hp,
  501. *srng->u.src_ring.tp_addr, srng->u.src_ring.cached_tp);
  502. }
  503. done:
  504. hal_srng_access_end(hal_soc, wbm_rel_srng);
  505. return status;
  506. }
  507. /**
  508. * dp_rx_err_process() - Processes error frames routed to REO error ring
  509. *
  510. * @soc: core txrx main context
  511. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  512. * @quota: No. of units (packets) that can be serviced in one shot.
  513. *
  514. * This function implements error processing and top level demultiplexer
  515. * for all the frames routed to REO error ring.
  516. *
  517. * Return: uint32_t: No. of elements processed
  518. */
  519. uint32_t
  520. dp_rx_err_process(struct dp_soc *soc, void *hal_ring, uint32_t quota)
  521. {
  522. void *hal_soc;
  523. void *ring_desc;
  524. union dp_rx_desc_list_elem_t *head = NULL;
  525. union dp_rx_desc_list_elem_t *tail = NULL;
  526. uint32_t rx_bufs_used = 0;
  527. uint8_t buf_type;
  528. uint8_t error, rbm;
  529. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  530. struct hal_buf_info hbi;
  531. struct dp_pdev *dp_pdev;
  532. struct dp_srng *dp_rxdma_srng;
  533. struct rx_desc_pool *rx_desc_pool;
  534. /* Debug -- Remove later */
  535. qdf_assert(soc && hal_ring);
  536. hal_soc = soc->hal_soc;
  537. /* Debug -- Remove later */
  538. qdf_assert(hal_soc);
  539. if (qdf_unlikely(hal_srng_access_start(hal_soc, hal_ring))) {
  540. /* TODO */
  541. /*
  542. * Need API to convert from hal_ring pointer to
  543. * Ring Type / Ring Id combo
  544. */
  545. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  546. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  547. FL("HAL RING Access Failed -- %p"), hal_ring);
  548. goto done;
  549. }
  550. while (qdf_likely((ring_desc =
  551. hal_srng_dst_get_next(hal_soc, hal_ring))
  552. && quota--)) {
  553. DP_STATS_INC(soc, rx.err_ring_pkts, 1);
  554. error = HAL_RX_ERROR_STATUS_GET(ring_desc);
  555. qdf_assert(error == HAL_REO_ERROR_DETECTED);
  556. /*
  557. * Check if the buffer is to be processed on this processor
  558. */
  559. rbm = hal_rx_ret_buf_manager_get(ring_desc);
  560. if (qdf_unlikely(rbm != HAL_RX_BUF_RBM_SW3_BM)) {
  561. /* TODO */
  562. /* Call appropriate handler */
  563. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  564. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  565. FL("Invalid RBM %d"), rbm);
  566. continue;
  567. }
  568. buf_type = HAL_RX_REO_BUF_TYPE_GET(ring_desc);
  569. /*
  570. * For REO error ring, expect only MSDU LINK DESC
  571. */
  572. qdf_assert(buf_type == HAL_RX_REO_MSDU_LINK_DESC_TYPE);
  573. hal_rx_reo_buf_paddr_get(ring_desc, &hbi);
  574. /* Get the MPDU DESC info */
  575. hal_rx_mpdu_desc_info_get(ring_desc, &mpdu_desc_info);
  576. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_FRAGMENT) {
  577. /* TODO */
  578. rx_bufs_used += dp_rx_frag_handle(soc,
  579. ring_desc, &mpdu_desc_info,
  580. &head, &tail, quota);
  581. DP_STATS_INC(soc, rx.rx_frags, 1);
  582. continue;
  583. }
  584. if (hal_rx_reo_is_pn_error(ring_desc)) {
  585. /* TOD0 */
  586. DP_STATS_INC(soc,
  587. rx.err.
  588. reo_error[HAL_REO_ERR_PN_CHECK_FAILED],
  589. 1);
  590. rx_bufs_used += dp_rx_pn_error_handle(soc,
  591. ring_desc, &mpdu_desc_info,
  592. &head, &tail, quota);
  593. continue;
  594. }
  595. if (hal_rx_reo_is_2k_jump(ring_desc)) {
  596. /* TOD0 */
  597. DP_STATS_INC(soc,
  598. rx.err.
  599. reo_error[HAL_REO_ERR_REGULAR_FRAME_2K_JUMP],
  600. 1);
  601. rx_bufs_used += dp_rx_2k_jump_handle(soc,
  602. ring_desc, &mpdu_desc_info,
  603. &head, &tail, quota);
  604. continue;
  605. }
  606. /* Return link descriptor through WBM ring (SW2WBM)*/
  607. dp_rx_link_desc_return(soc, ring_desc);
  608. }
  609. done:
  610. hal_srng_access_end(hal_soc, hal_ring);
  611. /* Assume MAC id = 0, owner = 0 */
  612. if (rx_bufs_used) {
  613. dp_pdev = soc->pdev_list[0];
  614. dp_rxdma_srng = &dp_pdev->rx_refill_buf_ring;
  615. rx_desc_pool = &soc->rx_desc_buf[0];
  616. dp_rx_buffers_replenish(soc, 0, dp_rxdma_srng, rx_desc_pool,
  617. rx_bufs_used, &head, &tail, HAL_RX_BUF_RBM_SW3_BM);
  618. }
  619. return rx_bufs_used; /* Assume no scale factor for now */
  620. }
  621. /**
  622. * dp_rx_wbm_err_process() - Processes error frames routed to WBM release ring
  623. *
  624. * @soc: core txrx main context
  625. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  626. * @quota: No. of units (packets) that can be serviced in one shot.
  627. *
  628. * This function implements error processing and top level demultiplexer
  629. * for all the frames routed to WBM2HOST sw release ring.
  630. *
  631. * Return: uint32_t: No. of elements processed
  632. */
  633. uint32_t
  634. dp_rx_wbm_err_process(struct dp_soc *soc, void *hal_ring, uint32_t quota)
  635. {
  636. void *hal_soc;
  637. void *ring_desc;
  638. struct dp_rx_desc *rx_desc;
  639. union dp_rx_desc_list_elem_t *head[MAX_PDEV_CNT] = { NULL };
  640. union dp_rx_desc_list_elem_t *tail[MAX_PDEV_CNT] = { NULL };
  641. uint32_t rx_bufs_used[MAX_PDEV_CNT] = { 0 };
  642. uint32_t rx_bufs_reaped = 0;
  643. uint8_t buf_type, rbm;
  644. uint8_t wbm_err_src;
  645. uint32_t rx_buf_cookie;
  646. uint8_t mac_id;
  647. struct dp_pdev *dp_pdev;
  648. struct dp_srng *dp_rxdma_srng;
  649. struct rx_desc_pool *rx_desc_pool;
  650. uint8_t pool_id;
  651. /* Debug -- Remove later */
  652. qdf_assert(soc && hal_ring);
  653. hal_soc = soc->hal_soc;
  654. /* Debug -- Remove later */
  655. qdf_assert(hal_soc);
  656. if (qdf_unlikely(hal_srng_access_start(hal_soc, hal_ring))) {
  657. /* TODO */
  658. /*
  659. * Need API to convert from hal_ring pointer to
  660. * Ring Type / Ring Id combo
  661. */
  662. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  663. FL("HAL RING Access Failed -- %p"), hal_ring);
  664. goto done;
  665. }
  666. while (qdf_likely((ring_desc =
  667. hal_srng_dst_get_next(hal_soc, hal_ring))
  668. && quota--)) {
  669. /* XXX */
  670. wbm_err_src = HAL_RX_WBM_ERR_SRC_GET(ring_desc);
  671. qdf_assert((wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) ||
  672. (wbm_err_src == HAL_RX_WBM_ERR_SRC_REO));
  673. /*
  674. * Check if the buffer is to be processed on this processor
  675. */
  676. rbm = hal_rx_ret_buf_manager_get(ring_desc);
  677. if (qdf_unlikely(rbm != HAL_RX_BUF_RBM_SW3_BM)) {
  678. /* TODO */
  679. /* Call appropriate handler */
  680. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  681. FL("Invalid RBM %d"), rbm);
  682. continue;
  683. }
  684. rx_buf_cookie = HAL_RX_WBM_BUF_COOKIE_GET(ring_desc);
  685. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, rx_buf_cookie);
  686. qdf_assert(rx_desc);
  687. if (!dp_rx_desc_check_magic(rx_desc)) {
  688. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  689. FL("Invalid rx_desc cookie=%d"),
  690. rx_buf_cookie);
  691. continue;
  692. }
  693. pool_id = rx_desc->pool_id;
  694. /* XXX */
  695. buf_type = HAL_RX_WBM_BUF_TYPE_GET(ring_desc);
  696. /*
  697. * For WBM ring, expect only MSDU buffers
  698. */
  699. qdf_assert_always(buf_type == HAL_RX_WBM_BUF_TYPE_REL_BUF);
  700. if (wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) {
  701. uint8_t push_reason =
  702. HAL_RX_WBM_REO_PUSH_REASON_GET(ring_desc);
  703. if (push_reason == HAL_RX_WBM_REO_PSH_RSN_ERROR) {
  704. uint8_t reo_error_code =
  705. HAL_RX_WBM_REO_ERROR_CODE_GET(ring_desc);
  706. DP_STATS_INC(soc, rx.err.reo_error[
  707. reo_error_code], 1);
  708. switch (reo_error_code) {
  709. /*
  710. * Handling for packets which have NULL REO
  711. * queue descriptor
  712. */
  713. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  714. QDF_TRACE(QDF_MODULE_ID_DP,
  715. QDF_TRACE_LEVEL_WARN,
  716. "Got pkt with REO ERROR: %d",
  717. reo_error_code);
  718. rx_bufs_used[pool_id] +=
  719. dp_rx_null_q_desc_handle(soc,
  720. rx_desc,
  721. &head[pool_id],
  722. &tail[pool_id], quota);
  723. continue;
  724. /* TODO */
  725. /* Add per error code accounting */
  726. default:
  727. QDF_TRACE(QDF_MODULE_ID_DP,
  728. QDF_TRACE_LEVEL_ERROR,
  729. "REO error %d detected",
  730. reo_error_code);
  731. }
  732. }
  733. } else if (wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) {
  734. uint8_t push_reason =
  735. HAL_RX_WBM_RXDMA_PUSH_REASON_GET(ring_desc);
  736. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  737. uint8_t rxdma_error_code =
  738. HAL_RX_WBM_RXDMA_ERROR_CODE_GET(ring_desc);
  739. DP_STATS_INC(soc, rx.err.rxdma_error[
  740. rxdma_error_code], 1);
  741. switch (rxdma_error_code) {
  742. case HAL_RXDMA_ERR_UNENCRYPTED:
  743. rx_bufs_used[pool_id] +=
  744. dp_rx_err_deliver(soc,
  745. rx_desc,
  746. &head[pool_id],
  747. &tail[pool_id],
  748. quota);
  749. continue;
  750. default:
  751. QDF_TRACE(QDF_MODULE_ID_DP,
  752. QDF_TRACE_LEVEL_ERROR,
  753. "RXDMA error %d",
  754. rxdma_error_code);
  755. }
  756. }
  757. } else {
  758. /* Should not come here */
  759. qdf_assert(0);
  760. }
  761. rx_bufs_used[rx_desc->pool_id]++;
  762. qdf_nbuf_unmap_single(soc->osdev, rx_desc->nbuf,
  763. QDF_DMA_BIDIRECTIONAL);
  764. rx_desc->rx_buf_start = qdf_nbuf_data(rx_desc->nbuf);
  765. hal_rx_dump_pkt_tlvs(rx_desc->rx_buf_start,
  766. QDF_TRACE_LEVEL_INFO);
  767. qdf_nbuf_free(rx_desc->nbuf);
  768. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  769. &tail[rx_desc->pool_id], rx_desc);
  770. }
  771. done:
  772. hal_srng_access_end(hal_soc, hal_ring);
  773. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  774. if (rx_bufs_used[mac_id]) {
  775. dp_pdev = soc->pdev_list[mac_id];
  776. dp_rxdma_srng = &dp_pdev->rx_refill_buf_ring;
  777. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  778. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  779. rx_desc_pool, rx_bufs_used[mac_id],
  780. &head[mac_id], &tail[mac_id],
  781. HAL_RX_BUF_RBM_SW3_BM);
  782. rx_bufs_reaped += rx_bufs_used[mac_id];
  783. }
  784. }
  785. return rx_bufs_reaped; /* Assume no scale factor for now */
  786. }
  787. /**
  788. * dp_rx_err_mpdu_pop() - extract the MSDU's from link descs
  789. *
  790. * @soc: core DP main context
  791. * @mac_id: mac id which is one of 3 mac_ids
  792. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  793. * @head: head of descs list to be freed
  794. * @tail: tail of decs list to be freed
  795. * Return: number of msdu in MPDU to be popped
  796. */
  797. static inline uint32_t
  798. dp_rx_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  799. void *rxdma_dst_ring_desc,
  800. union dp_rx_desc_list_elem_t **head,
  801. union dp_rx_desc_list_elem_t **tail)
  802. {
  803. void *rx_msdu_link_desc;
  804. qdf_nbuf_t msdu;
  805. qdf_nbuf_t last;
  806. struct hal_rx_msdu_list msdu_list;
  807. uint16_t num_msdus;
  808. struct hal_buf_info buf_info;
  809. void *p_buf_addr_info;
  810. void *p_last_buf_addr_info;
  811. uint32_t rx_bufs_used = 0;
  812. uint32_t msdu_cnt;
  813. uint32_t i;
  814. bool mpdu_err;
  815. uint8_t push_reason;
  816. uint8_t rxdma_error_code = 0;
  817. msdu = 0;
  818. last = NULL;
  819. hal_rx_reo_ent_buf_paddr_get(rxdma_dst_ring_desc, &buf_info,
  820. &p_last_buf_addr_info, &msdu_cnt, &mpdu_err);
  821. push_reason =
  822. hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc);
  823. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  824. rxdma_error_code =
  825. hal_rx_reo_ent_rxdma_error_code_get(rxdma_dst_ring_desc);
  826. }
  827. do {
  828. rx_msdu_link_desc =
  829. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  830. qdf_assert(rx_msdu_link_desc);
  831. num_msdus = (msdu_cnt > HAL_RX_NUM_MSDU_DESC)?
  832. HAL_RX_NUM_MSDU_DESC:msdu_cnt;
  833. hal_rx_msdu_list_get(rx_msdu_link_desc, &msdu_list, &num_msdus);
  834. msdu_cnt -= num_msdus;
  835. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  836. for (i = 0; i < num_msdus; i++) {
  837. struct dp_rx_desc *rx_desc =
  838. dp_rx_cookie_2_va_rxdma_buf(soc,
  839. msdu_list.sw_cookie[i]);
  840. qdf_assert(rx_desc);
  841. msdu = rx_desc->nbuf;
  842. qdf_nbuf_unmap_single(soc->osdev, msdu,
  843. QDF_DMA_FROM_DEVICE);
  844. QDF_TRACE(QDF_MODULE_ID_DP,
  845. QDF_TRACE_LEVEL_DEBUG,
  846. "[%s][%d] msdu_nbuf=%p \n",
  847. __func__, __LINE__, msdu);
  848. qdf_nbuf_free(msdu);
  849. rx_bufs_used++;
  850. dp_rx_add_to_free_desc_list(head,
  851. tail, rx_desc);
  852. }
  853. } else {
  854. rxdma_error_code = HAL_RXDMA_ERR_WAR;
  855. }
  856. hal_rx_mon_next_link_desc_get(rx_msdu_link_desc, &buf_info,
  857. &p_buf_addr_info);
  858. dp_rx_link_desc_return(soc, p_last_buf_addr_info);
  859. p_last_buf_addr_info = p_buf_addr_info;
  860. } while (buf_info.paddr && msdu_cnt);
  861. DP_STATS_INC(soc, rx.err.rxdma_error[rxdma_error_code], 1);
  862. return rx_bufs_used;
  863. }
  864. /**
  865. * dp_rxdma_err_process() - RxDMA error processing functionality
  866. *
  867. * @soc: core txrx main contex
  868. * @mac_id: mac id which is one of 3 mac_ids
  869. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  870. * @quota: No. of units (packets) that can be serviced in one shot.
  871. * Return: num of buffers processed
  872. */
  873. uint32_t
  874. dp_rxdma_err_process(struct dp_soc *soc, uint32_t mac_id, uint32_t quota)
  875. {
  876. struct dp_pdev *pdev = soc->pdev_list[mac_id];
  877. uint8_t pdev_id;
  878. void *hal_soc;
  879. void *rxdma_dst_ring_desc;
  880. void *err_dst_srng;
  881. union dp_rx_desc_list_elem_t *head = NULL;
  882. union dp_rx_desc_list_elem_t *tail = NULL;
  883. struct dp_srng *dp_rxdma_srng;
  884. struct rx_desc_pool *rx_desc_pool;
  885. uint32_t work_done = 0;
  886. uint32_t rx_bufs_used = 0;
  887. #ifdef DP_INTR_POLL_BASED
  888. if (!pdev)
  889. return 0;
  890. #endif
  891. pdev_id = pdev->pdev_id;
  892. err_dst_srng = pdev->rxdma_err_dst_ring.hal_srng;
  893. if (!err_dst_srng) {
  894. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  895. "%s %d : HAL Monitor Destination Ring Init \
  896. Failed -- %p\n",
  897. __func__, __LINE__, err_dst_srng);
  898. return 0;
  899. }
  900. hal_soc = soc->hal_soc;
  901. qdf_assert(hal_soc);
  902. if (qdf_unlikely(hal_srng_access_start(hal_soc, err_dst_srng))) {
  903. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  904. "%s %d : HAL Monitor Destination Ring Init \
  905. Failed -- %p\n",
  906. __func__, __LINE__, err_dst_srng);
  907. return 0;
  908. }
  909. while (qdf_likely((rxdma_dst_ring_desc =
  910. hal_srng_dst_get_next(hal_soc, err_dst_srng)) && quota--)) {
  911. rx_bufs_used += dp_rx_err_mpdu_pop(soc, mac_id,
  912. rxdma_dst_ring_desc,
  913. &head, &tail);
  914. }
  915. hal_srng_access_end(hal_soc, err_dst_srng);
  916. if (rx_bufs_used) {
  917. dp_rxdma_srng = &pdev->rx_refill_buf_ring;
  918. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  919. dp_rx_buffers_replenish(soc, pdev_id, dp_rxdma_srng,
  920. rx_desc_pool, rx_bufs_used, &head, &tail,
  921. HAL_RX_BUF_RBM_SW3_BM);
  922. work_done += rx_bufs_used;
  923. }
  924. return work_done;
  925. }