dp_tx.c 104 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "htt.h"
  19. #include "hal_hw_headers.h"
  20. #include "dp_tx.h"
  21. #include "dp_tx_desc.h"
  22. #include "dp_peer.h"
  23. #include "dp_types.h"
  24. #include "hal_tx.h"
  25. #include "qdf_mem.h"
  26. #include "qdf_nbuf.h"
  27. #include "qdf_net_types.h"
  28. #include <wlan_cfg.h>
  29. #ifdef MESH_MODE_SUPPORT
  30. #include "if_meta_hdr.h"
  31. #endif
  32. #define DP_TX_QUEUE_MASK 0x3
  33. /* TODO Add support in TSO */
  34. #define DP_DESC_NUM_FRAG(x) 0
  35. /* disable TQM_BYPASS */
  36. #define TQM_BYPASS_WAR 0
  37. /* invalid peer id for reinject*/
  38. #define DP_INVALID_PEER 0XFFFE
  39. /*mapping between hal encrypt type and cdp_sec_type*/
  40. #define MAX_CDP_SEC_TYPE 12
  41. static const uint8_t sec_type_map[MAX_CDP_SEC_TYPE] = {
  42. HAL_TX_ENCRYPT_TYPE_NO_CIPHER,
  43. HAL_TX_ENCRYPT_TYPE_WEP_128,
  44. HAL_TX_ENCRYPT_TYPE_WEP_104,
  45. HAL_TX_ENCRYPT_TYPE_WEP_40,
  46. HAL_TX_ENCRYPT_TYPE_TKIP_WITH_MIC,
  47. HAL_TX_ENCRYPT_TYPE_TKIP_NO_MIC,
  48. HAL_TX_ENCRYPT_TYPE_AES_CCMP_128,
  49. HAL_TX_ENCRYPT_TYPE_WAPI,
  50. HAL_TX_ENCRYPT_TYPE_AES_CCMP_256,
  51. HAL_TX_ENCRYPT_TYPE_AES_GCMP_128,
  52. HAL_TX_ENCRYPT_TYPE_AES_GCMP_256,
  53. HAL_TX_ENCRYPT_TYPE_WAPI_GCM_SM4};
  54. /**
  55. * dp_tx_get_queue() - Returns Tx queue IDs to be used for this Tx frame
  56. * @vdev: DP Virtual device handle
  57. * @nbuf: Buffer pointer
  58. * @queue: queue ids container for nbuf
  59. *
  60. * TX packet queue has 2 instances, software descriptors id and dma ring id
  61. * Based on tx feature and hardware configuration queue id combination could be
  62. * different.
  63. * For example -
  64. * With XPS enabled,all TX descriptor pools and dma ring are assigned per cpu id
  65. * With no XPS,lock based resource protection, Descriptor pool ids are different
  66. * for each vdev, dma ring id will be same as single pdev id
  67. *
  68. * Return: None
  69. */
  70. #ifdef QCA_OL_TX_MULTIQ_SUPPORT
  71. static inline void dp_tx_get_queue(struct dp_vdev *vdev,
  72. qdf_nbuf_t nbuf, struct dp_tx_queue *queue)
  73. {
  74. uint16_t queue_offset = qdf_nbuf_get_queue_mapping(nbuf) & DP_TX_QUEUE_MASK;
  75. queue->desc_pool_id = queue_offset;
  76. queue->ring_id = vdev->pdev->soc->tx_ring_map[queue_offset];
  77. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  78. "%s, pool_id:%d ring_id: %d",
  79. __func__, queue->desc_pool_id, queue->ring_id);
  80. return;
  81. }
  82. #else /* QCA_OL_TX_MULTIQ_SUPPORT */
  83. static inline void dp_tx_get_queue(struct dp_vdev *vdev,
  84. qdf_nbuf_t nbuf, struct dp_tx_queue *queue)
  85. {
  86. /* get flow id */
  87. queue->desc_pool_id = DP_TX_GET_DESC_POOL_ID(vdev);
  88. queue->ring_id = DP_TX_GET_RING_ID(vdev);
  89. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  90. "%s, pool_id:%d ring_id: %d",
  91. __func__, queue->desc_pool_id, queue->ring_id);
  92. return;
  93. }
  94. #endif
  95. #if defined(FEATURE_TSO)
  96. /**
  97. * dp_tx_tso_unmap_segment() - Unmap TSO segment
  98. *
  99. * @soc - core txrx main context
  100. * @tx_desc - Tx software descriptor
  101. */
  102. static void dp_tx_tso_unmap_segment(struct dp_soc *soc,
  103. struct dp_tx_desc_s *tx_desc)
  104. {
  105. TSO_DEBUG("%s: Unmap the tso segment", __func__);
  106. if (qdf_unlikely(!tx_desc->tso_desc)) {
  107. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  108. "%s %d TSO desc is NULL!",
  109. __func__, __LINE__);
  110. qdf_assert(0);
  111. } else if (qdf_unlikely(!tx_desc->tso_num_desc)) {
  112. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  113. "%s %d TSO num desc is NULL!",
  114. __func__, __LINE__);
  115. qdf_assert(0);
  116. } else {
  117. bool is_last_seg;
  118. struct qdf_tso_num_seg_elem_t *tso_num_desc =
  119. (struct qdf_tso_num_seg_elem_t *)tx_desc->tso_num_desc;
  120. if (tso_num_desc->num_seg.tso_cmn_num_seg > 1)
  121. is_last_seg = false;
  122. else
  123. is_last_seg = true;
  124. tso_num_desc->num_seg.tso_cmn_num_seg--;
  125. qdf_nbuf_unmap_tso_segment(soc->osdev,
  126. tx_desc->tso_desc, is_last_seg);
  127. }
  128. }
  129. /**
  130. * dp_tx_tso_desc_release() - Release the tso segment and tso_cmn_num_seg
  131. * back to the freelist
  132. *
  133. * @soc - soc device handle
  134. * @tx_desc - Tx software descriptor
  135. */
  136. static void dp_tx_tso_desc_release(struct dp_soc *soc,
  137. struct dp_tx_desc_s *tx_desc)
  138. {
  139. TSO_DEBUG("%s: Free the tso descriptor", __func__);
  140. if (qdf_unlikely(!tx_desc->tso_desc)) {
  141. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  142. "%s %d TSO desc is NULL!",
  143. __func__, __LINE__);
  144. qdf_assert(0);
  145. } else if (qdf_unlikely(!tx_desc->tso_num_desc)) {
  146. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  147. "%s %d TSO num desc is NULL!",
  148. __func__, __LINE__);
  149. qdf_assert(0);
  150. } else {
  151. struct qdf_tso_num_seg_elem_t *tso_num_desc =
  152. (struct qdf_tso_num_seg_elem_t *)tx_desc->tso_num_desc;
  153. /* Add the tso num segment into the free list */
  154. if (tso_num_desc->num_seg.tso_cmn_num_seg == 0) {
  155. dp_tso_num_seg_free(soc, tx_desc->pool_id,
  156. tx_desc->tso_num_desc);
  157. tx_desc->tso_num_desc = NULL;
  158. }
  159. /* Add the tso segment into the free list*/
  160. dp_tx_tso_desc_free(soc,
  161. tx_desc->pool_id, tx_desc->tso_desc);
  162. tx_desc->tso_desc = NULL;
  163. }
  164. }
  165. #else
  166. static void dp_tx_tso_unmap_segment(struct dp_soc *soc,
  167. struct dp_tx_desc_s *tx_desc)
  168. {
  169. }
  170. static void dp_tx_tso_desc_release(struct dp_soc *soc,
  171. struct dp_tx_desc_s *tx_desc)
  172. {
  173. }
  174. #endif
  175. /**
  176. * dp_tx_desc_release() - Release Tx Descriptor
  177. * @tx_desc : Tx Descriptor
  178. * @desc_pool_id: Descriptor Pool ID
  179. *
  180. * Deallocate all resources attached to Tx descriptor and free the Tx
  181. * descriptor.
  182. *
  183. * Return:
  184. */
  185. static void
  186. dp_tx_desc_release(struct dp_tx_desc_s *tx_desc, uint8_t desc_pool_id)
  187. {
  188. struct dp_pdev *pdev = tx_desc->pdev;
  189. struct dp_soc *soc;
  190. uint8_t comp_status = 0;
  191. qdf_assert(pdev);
  192. soc = pdev->soc;
  193. if (tx_desc->frm_type == dp_tx_frm_tso)
  194. dp_tx_tso_desc_release(soc, tx_desc);
  195. if (tx_desc->flags & DP_TX_DESC_FLAG_FRAG)
  196. dp_tx_ext_desc_free(soc, tx_desc->msdu_ext_desc, desc_pool_id);
  197. if (tx_desc->flags & DP_TX_DESC_FLAG_ME)
  198. dp_tx_me_free_buf(tx_desc->pdev, tx_desc->me_buffer);
  199. qdf_atomic_dec(&pdev->num_tx_outstanding);
  200. if (tx_desc->flags & DP_TX_DESC_FLAG_TO_FW)
  201. qdf_atomic_dec(&pdev->num_tx_exception);
  202. if (HAL_TX_COMP_RELEASE_SOURCE_TQM ==
  203. hal_tx_comp_get_buffer_source(&tx_desc->comp))
  204. comp_status = hal_tx_comp_get_release_reason(&tx_desc->comp,
  205. soc->hal_soc);
  206. else
  207. comp_status = HAL_TX_COMP_RELEASE_REASON_FW;
  208. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  209. "Tx Completion Release desc %d status %d outstanding %d",
  210. tx_desc->id, comp_status,
  211. qdf_atomic_read(&pdev->num_tx_outstanding));
  212. dp_tx_desc_free(soc, tx_desc, desc_pool_id);
  213. return;
  214. }
  215. /**
  216. * dp_tx_htt_metadata_prepare() - Prepare HTT metadata for special frames
  217. * @vdev: DP vdev Handle
  218. * @nbuf: skb
  219. *
  220. * Prepares and fills HTT metadata in the frame pre-header for special frames
  221. * that should be transmitted using varying transmit parameters.
  222. * There are 2 VDEV modes that currently needs this special metadata -
  223. * 1) Mesh Mode
  224. * 2) DSRC Mode
  225. *
  226. * Return: HTT metadata size
  227. *
  228. */
  229. static uint8_t dp_tx_prepare_htt_metadata(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  230. uint32_t *meta_data)
  231. {
  232. struct htt_tx_msdu_desc_ext2_t *desc_ext =
  233. (struct htt_tx_msdu_desc_ext2_t *) meta_data;
  234. uint8_t htt_desc_size;
  235. /* Size rounded of multiple of 8 bytes */
  236. uint8_t htt_desc_size_aligned;
  237. uint8_t *hdr = NULL;
  238. /*
  239. * Metadata - HTT MSDU Extension header
  240. */
  241. htt_desc_size = sizeof(struct htt_tx_msdu_desc_ext2_t);
  242. htt_desc_size_aligned = (htt_desc_size + 7) & ~0x7;
  243. if (vdev->mesh_vdev) {
  244. if (qdf_unlikely(qdf_nbuf_headroom(nbuf) <
  245. htt_desc_size_aligned)) {
  246. DP_STATS_INC(vdev,
  247. tx_i.dropped.headroom_insufficient, 1);
  248. return 0;
  249. }
  250. /* Fill and add HTT metaheader */
  251. hdr = qdf_nbuf_push_head(nbuf, htt_desc_size_aligned);
  252. if (hdr == NULL) {
  253. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  254. "Error in filling HTT metadata");
  255. return 0;
  256. }
  257. qdf_mem_copy(hdr, desc_ext, htt_desc_size);
  258. } else if (vdev->opmode == wlan_op_mode_ocb) {
  259. /* Todo - Add support for DSRC */
  260. }
  261. return htt_desc_size_aligned;
  262. }
  263. /**
  264. * dp_tx_prepare_tso_ext_desc() - Prepare MSDU extension descriptor for TSO
  265. * @tso_seg: TSO segment to process
  266. * @ext_desc: Pointer to MSDU extension descriptor
  267. *
  268. * Return: void
  269. */
  270. #if defined(FEATURE_TSO)
  271. static void dp_tx_prepare_tso_ext_desc(struct qdf_tso_seg_t *tso_seg,
  272. void *ext_desc)
  273. {
  274. uint8_t num_frag;
  275. uint32_t tso_flags;
  276. /*
  277. * Set tso_en, tcp_flags(NS, CWR, ECE, URG, ACK, PSH, RST, SYN, FIN),
  278. * tcp_flag_mask
  279. *
  280. * Checksum enable flags are set in TCL descriptor and not in Extension
  281. * Descriptor (H/W ignores checksum_en flags in MSDU ext descriptor)
  282. */
  283. tso_flags = *(uint32_t *) &tso_seg->tso_flags;
  284. hal_tx_ext_desc_set_tso_flags(ext_desc, tso_flags);
  285. hal_tx_ext_desc_set_msdu_length(ext_desc, tso_seg->tso_flags.l2_len,
  286. tso_seg->tso_flags.ip_len);
  287. hal_tx_ext_desc_set_tcp_seq(ext_desc, tso_seg->tso_flags.tcp_seq_num);
  288. hal_tx_ext_desc_set_ip_id(ext_desc, tso_seg->tso_flags.ip_id);
  289. for (num_frag = 0; num_frag < tso_seg->num_frags; num_frag++) {
  290. uint32_t lo = 0;
  291. uint32_t hi = 0;
  292. qdf_dmaaddr_to_32s(
  293. tso_seg->tso_frags[num_frag].paddr, &lo, &hi);
  294. hal_tx_ext_desc_set_buffer(ext_desc, num_frag, lo, hi,
  295. tso_seg->tso_frags[num_frag].length);
  296. }
  297. return;
  298. }
  299. #else
  300. static void dp_tx_prepare_tso_ext_desc(struct qdf_tso_seg_t *tso_seg,
  301. void *ext_desc)
  302. {
  303. return;
  304. }
  305. #endif
  306. #if defined(FEATURE_TSO)
  307. /**
  308. * dp_tx_free_tso_seg() - Loop through the tso segments
  309. * allocated and free them
  310. *
  311. * @soc: soc handle
  312. * @free_seg: list of tso segments
  313. * @msdu_info: msdu descriptor
  314. *
  315. * Return - void
  316. */
  317. static void dp_tx_free_tso_seg(struct dp_soc *soc,
  318. struct qdf_tso_seg_elem_t *free_seg,
  319. struct dp_tx_msdu_info_s *msdu_info)
  320. {
  321. struct qdf_tso_seg_elem_t *next_seg;
  322. while (free_seg) {
  323. next_seg = free_seg->next;
  324. dp_tx_tso_desc_free(soc,
  325. msdu_info->tx_queue.desc_pool_id,
  326. free_seg);
  327. free_seg = next_seg;
  328. }
  329. }
  330. /**
  331. * dp_tx_free_tso_num_seg() - Loop through the tso num segments
  332. * allocated and free them
  333. *
  334. * @soc: soc handle
  335. * @free_seg: list of tso segments
  336. * @msdu_info: msdu descriptor
  337. * Return - void
  338. */
  339. static void dp_tx_free_tso_num_seg(struct dp_soc *soc,
  340. struct qdf_tso_num_seg_elem_t *free_seg,
  341. struct dp_tx_msdu_info_s *msdu_info)
  342. {
  343. struct qdf_tso_num_seg_elem_t *next_seg;
  344. while (free_seg) {
  345. next_seg = free_seg->next;
  346. dp_tso_num_seg_free(soc,
  347. msdu_info->tx_queue.desc_pool_id,
  348. free_seg);
  349. free_seg = next_seg;
  350. }
  351. }
  352. /**
  353. * dp_tx_prepare_tso() - Given a jumbo msdu, prepare the TSO info
  354. * @vdev: virtual device handle
  355. * @msdu: network buffer
  356. * @msdu_info: meta data associated with the msdu
  357. *
  358. * Return: QDF_STATUS_SUCCESS success
  359. */
  360. static QDF_STATUS dp_tx_prepare_tso(struct dp_vdev *vdev,
  361. qdf_nbuf_t msdu, struct dp_tx_msdu_info_s *msdu_info)
  362. {
  363. struct qdf_tso_seg_elem_t *tso_seg;
  364. int num_seg = qdf_nbuf_get_tso_num_seg(msdu);
  365. struct dp_soc *soc = vdev->pdev->soc;
  366. struct qdf_tso_info_t *tso_info;
  367. struct qdf_tso_num_seg_elem_t *tso_num_seg;
  368. tso_info = &msdu_info->u.tso_info;
  369. tso_info->curr_seg = NULL;
  370. tso_info->tso_seg_list = NULL;
  371. tso_info->num_segs = num_seg;
  372. msdu_info->frm_type = dp_tx_frm_tso;
  373. tso_info->tso_num_seg_list = NULL;
  374. TSO_DEBUG(" %s: num_seg: %d", __func__, num_seg);
  375. while (num_seg) {
  376. tso_seg = dp_tx_tso_desc_alloc(
  377. soc, msdu_info->tx_queue.desc_pool_id);
  378. if (tso_seg) {
  379. tso_seg->next = tso_info->tso_seg_list;
  380. tso_info->tso_seg_list = tso_seg;
  381. num_seg--;
  382. } else {
  383. struct qdf_tso_seg_elem_t *free_seg =
  384. tso_info->tso_seg_list;
  385. dp_tx_free_tso_seg(soc, free_seg, msdu_info);
  386. return QDF_STATUS_E_NOMEM;
  387. }
  388. }
  389. TSO_DEBUG(" %s: num_seg: %d", __func__, num_seg);
  390. tso_num_seg = dp_tso_num_seg_alloc(soc,
  391. msdu_info->tx_queue.desc_pool_id);
  392. if (tso_num_seg) {
  393. tso_num_seg->next = tso_info->tso_num_seg_list;
  394. tso_info->tso_num_seg_list = tso_num_seg;
  395. } else {
  396. /* Bug: free tso_num_seg and tso_seg */
  397. /* Free the already allocated num of segments */
  398. struct qdf_tso_seg_elem_t *free_seg =
  399. tso_info->tso_seg_list;
  400. TSO_DEBUG(" %s: Failed alloc - Number of segs for a TSO packet",
  401. __func__);
  402. dp_tx_free_tso_seg(soc, free_seg, msdu_info);
  403. return QDF_STATUS_E_NOMEM;
  404. }
  405. msdu_info->num_seg =
  406. qdf_nbuf_get_tso_info(soc->osdev, msdu, tso_info);
  407. TSO_DEBUG(" %s: msdu_info->num_seg: %d", __func__,
  408. msdu_info->num_seg);
  409. if (!(msdu_info->num_seg)) {
  410. dp_tx_free_tso_seg(soc, tso_info->tso_seg_list, msdu_info);
  411. dp_tx_free_tso_num_seg(soc, tso_info->tso_num_seg_list,
  412. msdu_info);
  413. return QDF_STATUS_E_INVAL;
  414. }
  415. tso_info->curr_seg = tso_info->tso_seg_list;
  416. return QDF_STATUS_SUCCESS;
  417. }
  418. #else
  419. static QDF_STATUS dp_tx_prepare_tso(struct dp_vdev *vdev,
  420. qdf_nbuf_t msdu, struct dp_tx_msdu_info_s *msdu_info)
  421. {
  422. return QDF_STATUS_E_NOMEM;
  423. }
  424. #endif
  425. /**
  426. * dp_tx_prepare_ext_desc() - Allocate and prepare MSDU extension descriptor
  427. * @vdev: DP Vdev handle
  428. * @msdu_info: MSDU info to be setup in MSDU extension descriptor
  429. * @desc_pool_id: Descriptor Pool ID
  430. *
  431. * Return:
  432. */
  433. static
  434. struct dp_tx_ext_desc_elem_s *dp_tx_prepare_ext_desc(struct dp_vdev *vdev,
  435. struct dp_tx_msdu_info_s *msdu_info, uint8_t desc_pool_id)
  436. {
  437. uint8_t i;
  438. uint8_t cached_ext_desc[HAL_TX_EXT_DESC_WITH_META_DATA];
  439. struct dp_tx_seg_info_s *seg_info;
  440. struct dp_tx_ext_desc_elem_s *msdu_ext_desc;
  441. struct dp_soc *soc = vdev->pdev->soc;
  442. /* Allocate an extension descriptor */
  443. msdu_ext_desc = dp_tx_ext_desc_alloc(soc, desc_pool_id);
  444. qdf_mem_zero(&cached_ext_desc[0], HAL_TX_EXT_DESC_WITH_META_DATA);
  445. if (!msdu_ext_desc) {
  446. DP_STATS_INC(vdev, tx_i.dropped.desc_na.num, 1);
  447. return NULL;
  448. }
  449. if (msdu_info->exception_fw &&
  450. qdf_unlikely(vdev->mesh_vdev)) {
  451. qdf_mem_copy(&cached_ext_desc[HAL_TX_EXTENSION_DESC_LEN_BYTES],
  452. &msdu_info->meta_data[0],
  453. sizeof(struct htt_tx_msdu_desc_ext2_t));
  454. qdf_atomic_inc(&vdev->pdev->num_tx_exception);
  455. }
  456. switch (msdu_info->frm_type) {
  457. case dp_tx_frm_sg:
  458. case dp_tx_frm_me:
  459. case dp_tx_frm_raw:
  460. seg_info = msdu_info->u.sg_info.curr_seg;
  461. /* Update the buffer pointers in MSDU Extension Descriptor */
  462. for (i = 0; i < seg_info->frag_cnt; i++) {
  463. hal_tx_ext_desc_set_buffer(&cached_ext_desc[0], i,
  464. seg_info->frags[i].paddr_lo,
  465. seg_info->frags[i].paddr_hi,
  466. seg_info->frags[i].len);
  467. }
  468. break;
  469. case dp_tx_frm_tso:
  470. dp_tx_prepare_tso_ext_desc(&msdu_info->u.tso_info.curr_seg->seg,
  471. &cached_ext_desc[0]);
  472. break;
  473. default:
  474. break;
  475. }
  476. QDF_TRACE_HEX_DUMP(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  477. cached_ext_desc, HAL_TX_EXT_DESC_WITH_META_DATA);
  478. hal_tx_ext_desc_sync(&cached_ext_desc[0],
  479. msdu_ext_desc->vaddr);
  480. return msdu_ext_desc;
  481. }
  482. /**
  483. * dp_tx_trace_pkt() - Trace TX packet at DP layer
  484. *
  485. * @skb: skb to be traced
  486. * @msdu_id: msdu_id of the packet
  487. * @vdev_id: vdev_id of the packet
  488. *
  489. * Return: None
  490. */
  491. static void dp_tx_trace_pkt(qdf_nbuf_t skb, uint16_t msdu_id,
  492. uint8_t vdev_id)
  493. {
  494. QDF_NBUF_CB_TX_PACKET_TRACK(skb) = QDF_NBUF_TX_PKT_DATA_TRACK;
  495. QDF_NBUF_CB_TX_DP_TRACE(skb) = 1;
  496. DPTRACE(qdf_dp_trace_ptr(skb,
  497. QDF_DP_TRACE_LI_DP_TX_PACKET_PTR_RECORD,
  498. QDF_TRACE_DEFAULT_PDEV_ID,
  499. qdf_nbuf_data_addr(skb),
  500. sizeof(qdf_nbuf_data(skb)),
  501. msdu_id, vdev_id));
  502. qdf_dp_trace_log_pkt(vdev_id, skb, QDF_TX, QDF_TRACE_DEFAULT_PDEV_ID);
  503. DPTRACE(qdf_dp_trace_data_pkt(skb, QDF_TRACE_DEFAULT_PDEV_ID,
  504. QDF_DP_TRACE_LI_DP_TX_PACKET_RECORD,
  505. msdu_id, QDF_TX));
  506. }
  507. /**
  508. * dp_tx_desc_prepare_single - Allocate and prepare Tx descriptor
  509. * @vdev: DP vdev handle
  510. * @nbuf: skb
  511. * @desc_pool_id: Descriptor pool ID
  512. * @meta_data: Metadata to the fw
  513. * @tx_exc_metadata: Handle that holds exception path metadata
  514. * Allocate and prepare Tx descriptor with msdu information.
  515. *
  516. * Return: Pointer to Tx Descriptor on success,
  517. * NULL on failure
  518. */
  519. static
  520. struct dp_tx_desc_s *dp_tx_prepare_desc_single(struct dp_vdev *vdev,
  521. qdf_nbuf_t nbuf, uint8_t desc_pool_id,
  522. struct dp_tx_msdu_info_s *msdu_info,
  523. struct cdp_tx_exception_metadata *tx_exc_metadata)
  524. {
  525. uint8_t align_pad;
  526. uint8_t is_exception = 0;
  527. uint8_t htt_hdr_size;
  528. struct ether_header *eh;
  529. struct dp_tx_desc_s *tx_desc;
  530. struct dp_pdev *pdev = vdev->pdev;
  531. struct dp_soc *soc = pdev->soc;
  532. /* Allocate software Tx descriptor */
  533. tx_desc = dp_tx_desc_alloc(soc, desc_pool_id);
  534. if (qdf_unlikely(!tx_desc)) {
  535. DP_STATS_INC(vdev, tx_i.dropped.desc_na.num, 1);
  536. return NULL;
  537. }
  538. /* Flow control/Congestion Control counters */
  539. qdf_atomic_inc(&pdev->num_tx_outstanding);
  540. /* Initialize the SW tx descriptor */
  541. tx_desc->nbuf = nbuf;
  542. tx_desc->frm_type = dp_tx_frm_std;
  543. tx_desc->tx_encap_type = (tx_exc_metadata ?
  544. tx_exc_metadata->tx_encap_type : vdev->tx_encap_type);
  545. tx_desc->vdev = vdev;
  546. tx_desc->pdev = pdev;
  547. tx_desc->msdu_ext_desc = NULL;
  548. tx_desc->pkt_offset = 0;
  549. dp_tx_trace_pkt(nbuf, tx_desc->id, vdev->vdev_id);
  550. /* Reset the control block */
  551. qdf_nbuf_reset_ctxt(nbuf);
  552. /*
  553. * For special modes (vdev_type == ocb or mesh), data frames should be
  554. * transmitted using varying transmit parameters (tx spec) which include
  555. * transmit rate, power, priority, channel, channel bandwidth , nss etc.
  556. * These are filled in HTT MSDU descriptor and sent in frame pre-header.
  557. * These frames are sent as exception packets to firmware.
  558. *
  559. * HW requirement is that metadata should always point to a
  560. * 8-byte aligned address. So we add alignment pad to start of buffer.
  561. * HTT Metadata should be ensured to be multiple of 8-bytes,
  562. * to get 8-byte aligned start address along with align_pad added
  563. *
  564. * |-----------------------------|
  565. * | |
  566. * |-----------------------------| <-----Buffer Pointer Address given
  567. * | | ^ in HW descriptor (aligned)
  568. * | HTT Metadata | |
  569. * | | |
  570. * | | | Packet Offset given in descriptor
  571. * | | |
  572. * |-----------------------------| |
  573. * | Alignment Pad | v
  574. * |-----------------------------| <----- Actual buffer start address
  575. * | SKB Data | (Unaligned)
  576. * | |
  577. * | |
  578. * | |
  579. * | |
  580. * | |
  581. * |-----------------------------|
  582. */
  583. if (qdf_unlikely((msdu_info->exception_fw)) ||
  584. (vdev->opmode == wlan_op_mode_ocb)) {
  585. align_pad = ((unsigned long) qdf_nbuf_data(nbuf)) & 0x7;
  586. if (qdf_unlikely(qdf_nbuf_headroom(nbuf) < align_pad)) {
  587. DP_STATS_INC(vdev,
  588. tx_i.dropped.headroom_insufficient, 1);
  589. goto failure;
  590. }
  591. if (qdf_nbuf_push_head(nbuf, align_pad) == NULL) {
  592. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  593. "qdf_nbuf_push_head failed");
  594. goto failure;
  595. }
  596. htt_hdr_size = dp_tx_prepare_htt_metadata(vdev, nbuf,
  597. msdu_info->meta_data);
  598. if (htt_hdr_size == 0)
  599. goto failure;
  600. tx_desc->pkt_offset = align_pad + htt_hdr_size;
  601. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  602. is_exception = 1;
  603. }
  604. if (qdf_unlikely(QDF_STATUS_SUCCESS !=
  605. qdf_nbuf_map(soc->osdev, nbuf,
  606. QDF_DMA_TO_DEVICE))) {
  607. /* Handle failure */
  608. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  609. "qdf_nbuf_map failed");
  610. DP_STATS_INC(vdev, tx_i.dropped.dma_error, 1);
  611. goto failure;
  612. }
  613. if (qdf_unlikely(vdev->nawds_enabled)) {
  614. eh = (struct ether_header *) qdf_nbuf_data(nbuf);
  615. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost)) {
  616. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  617. is_exception = 1;
  618. }
  619. }
  620. #if !TQM_BYPASS_WAR
  621. if (is_exception || tx_exc_metadata)
  622. #endif
  623. {
  624. /* Temporary WAR due to TQM VP issues */
  625. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  626. qdf_atomic_inc(&pdev->num_tx_exception);
  627. }
  628. return tx_desc;
  629. failure:
  630. dp_tx_desc_release(tx_desc, desc_pool_id);
  631. return NULL;
  632. }
  633. /**
  634. * dp_tx_prepare_desc() - Allocate and prepare Tx descriptor for multisegment frame
  635. * @vdev: DP vdev handle
  636. * @nbuf: skb
  637. * @msdu_info: Info to be setup in MSDU descriptor and MSDU extension descriptor
  638. * @desc_pool_id : Descriptor Pool ID
  639. *
  640. * Allocate and prepare Tx descriptor with msdu and fragment descritor
  641. * information. For frames wth fragments, allocate and prepare
  642. * an MSDU extension descriptor
  643. *
  644. * Return: Pointer to Tx Descriptor on success,
  645. * NULL on failure
  646. */
  647. static struct dp_tx_desc_s *dp_tx_prepare_desc(struct dp_vdev *vdev,
  648. qdf_nbuf_t nbuf, struct dp_tx_msdu_info_s *msdu_info,
  649. uint8_t desc_pool_id)
  650. {
  651. struct dp_tx_desc_s *tx_desc;
  652. struct dp_tx_ext_desc_elem_s *msdu_ext_desc;
  653. struct dp_pdev *pdev = vdev->pdev;
  654. struct dp_soc *soc = pdev->soc;
  655. /* Allocate software Tx descriptor */
  656. tx_desc = dp_tx_desc_alloc(soc, desc_pool_id);
  657. if (!tx_desc) {
  658. DP_STATS_INC(vdev, tx_i.dropped.desc_na.num, 1);
  659. return NULL;
  660. }
  661. /* Flow control/Congestion Control counters */
  662. qdf_atomic_inc(&pdev->num_tx_outstanding);
  663. /* Initialize the SW tx descriptor */
  664. tx_desc->nbuf = nbuf;
  665. tx_desc->frm_type = msdu_info->frm_type;
  666. tx_desc->tx_encap_type = vdev->tx_encap_type;
  667. tx_desc->vdev = vdev;
  668. tx_desc->pdev = pdev;
  669. tx_desc->pkt_offset = 0;
  670. tx_desc->tso_desc = msdu_info->u.tso_info.curr_seg;
  671. tx_desc->tso_num_desc = msdu_info->u.tso_info.tso_num_seg_list;
  672. dp_tx_trace_pkt(nbuf, tx_desc->id, vdev->vdev_id);
  673. /* Reset the control block */
  674. qdf_nbuf_reset_ctxt(nbuf);
  675. /* Handle scattered frames - TSO/SG/ME */
  676. /* Allocate and prepare an extension descriptor for scattered frames */
  677. msdu_ext_desc = dp_tx_prepare_ext_desc(vdev, msdu_info, desc_pool_id);
  678. if (!msdu_ext_desc) {
  679. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  680. "%s Tx Extension Descriptor Alloc Fail",
  681. __func__);
  682. goto failure;
  683. }
  684. #if TQM_BYPASS_WAR
  685. /* Temporary WAR due to TQM VP issues */
  686. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  687. qdf_atomic_inc(&pdev->num_tx_exception);
  688. #endif
  689. if (qdf_unlikely(msdu_info->exception_fw))
  690. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  691. tx_desc->msdu_ext_desc = msdu_ext_desc;
  692. tx_desc->flags |= DP_TX_DESC_FLAG_FRAG;
  693. return tx_desc;
  694. failure:
  695. dp_tx_desc_release(tx_desc, desc_pool_id);
  696. return NULL;
  697. }
  698. /**
  699. * dp_tx_prepare_raw() - Prepare RAW packet TX
  700. * @vdev: DP vdev handle
  701. * @nbuf: buffer pointer
  702. * @seg_info: Pointer to Segment info Descriptor to be prepared
  703. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension
  704. * descriptor
  705. *
  706. * Return:
  707. */
  708. static qdf_nbuf_t dp_tx_prepare_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  709. struct dp_tx_seg_info_s *seg_info, struct dp_tx_msdu_info_s *msdu_info)
  710. {
  711. qdf_nbuf_t curr_nbuf = NULL;
  712. uint16_t total_len = 0;
  713. qdf_dma_addr_t paddr;
  714. int32_t i;
  715. int32_t mapped_buf_num = 0;
  716. struct dp_tx_sg_info_s *sg_info = &msdu_info->u.sg_info;
  717. qdf_dot3_qosframe_t *qos_wh = (qdf_dot3_qosframe_t *) nbuf->data;
  718. DP_STATS_INC_PKT(vdev, tx_i.raw.raw_pkt, 1, qdf_nbuf_len(nbuf));
  719. /* SWAR for HW: Enable WEP bit in the AMSDU frames for RAW mode */
  720. if (vdev->raw_mode_war &&
  721. (qos_wh->i_fc[0] & IEEE80211_FC0_SUBTYPE_QOS))
  722. qos_wh->i_fc[1] |= IEEE80211_FC1_WEP;
  723. for (curr_nbuf = nbuf, i = 0; curr_nbuf;
  724. curr_nbuf = qdf_nbuf_next(curr_nbuf), i++) {
  725. if (QDF_STATUS_SUCCESS != qdf_nbuf_map(vdev->osdev, curr_nbuf,
  726. QDF_DMA_TO_DEVICE)) {
  727. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  728. "%s dma map error ", __func__);
  729. DP_STATS_INC(vdev, tx_i.raw.dma_map_error, 1);
  730. mapped_buf_num = i;
  731. goto error;
  732. }
  733. paddr = qdf_nbuf_get_frag_paddr(curr_nbuf, 0);
  734. seg_info->frags[i].paddr_lo = paddr;
  735. seg_info->frags[i].paddr_hi = ((uint64_t)paddr >> 32);
  736. seg_info->frags[i].len = qdf_nbuf_len(curr_nbuf);
  737. seg_info->frags[i].vaddr = (void *) curr_nbuf;
  738. total_len += qdf_nbuf_len(curr_nbuf);
  739. }
  740. seg_info->frag_cnt = i;
  741. seg_info->total_len = total_len;
  742. seg_info->next = NULL;
  743. sg_info->curr_seg = seg_info;
  744. msdu_info->frm_type = dp_tx_frm_raw;
  745. msdu_info->num_seg = 1;
  746. return nbuf;
  747. error:
  748. i = 0;
  749. while (nbuf) {
  750. curr_nbuf = nbuf;
  751. if (i < mapped_buf_num) {
  752. qdf_nbuf_unmap(vdev->osdev, curr_nbuf, QDF_DMA_TO_DEVICE);
  753. i++;
  754. }
  755. nbuf = qdf_nbuf_next(nbuf);
  756. qdf_nbuf_free(curr_nbuf);
  757. }
  758. return NULL;
  759. }
  760. /**
  761. * dp_tx_hw_enqueue() - Enqueue to TCL HW for transmit
  762. * @soc: DP Soc Handle
  763. * @vdev: DP vdev handle
  764. * @tx_desc: Tx Descriptor Handle
  765. * @tid: TID from HLOS for overriding default DSCP-TID mapping
  766. * @fw_metadata: Metadata to send to Target Firmware along with frame
  767. * @ring_id: Ring ID of H/W ring to which we enqueue the packet
  768. * @tx_exc_metadata: Handle that holds exception path meta data
  769. *
  770. * Gets the next free TCL HW DMA descriptor and sets up required parameters
  771. * from software Tx descriptor
  772. *
  773. * Return:
  774. */
  775. static QDF_STATUS dp_tx_hw_enqueue(struct dp_soc *soc, struct dp_vdev *vdev,
  776. struct dp_tx_desc_s *tx_desc, uint8_t tid,
  777. uint16_t fw_metadata, uint8_t ring_id,
  778. struct cdp_tx_exception_metadata
  779. *tx_exc_metadata)
  780. {
  781. uint8_t type;
  782. uint16_t length;
  783. void *hal_tx_desc, *hal_tx_desc_cached;
  784. qdf_dma_addr_t dma_addr;
  785. uint8_t cached_desc[HAL_TX_DESC_LEN_BYTES];
  786. enum cdp_sec_type sec_type = (tx_exc_metadata ?
  787. tx_exc_metadata->sec_type : vdev->sec_type);
  788. /* Return Buffer Manager ID */
  789. uint8_t bm_id = ring_id;
  790. void *hal_srng = soc->tcl_data_ring[ring_id].hal_srng;
  791. hal_tx_desc_cached = (void *) cached_desc;
  792. qdf_mem_zero_outline(hal_tx_desc_cached, HAL_TX_DESC_LEN_BYTES);
  793. if (tx_desc->flags & DP_TX_DESC_FLAG_FRAG) {
  794. length = HAL_TX_EXT_DESC_WITH_META_DATA;
  795. type = HAL_TX_BUF_TYPE_EXT_DESC;
  796. dma_addr = tx_desc->msdu_ext_desc->paddr;
  797. } else {
  798. length = qdf_nbuf_len(tx_desc->nbuf) - tx_desc->pkt_offset;
  799. type = HAL_TX_BUF_TYPE_BUFFER;
  800. dma_addr = qdf_nbuf_mapped_paddr_get(tx_desc->nbuf);
  801. }
  802. hal_tx_desc_set_fw_metadata(hal_tx_desc_cached, fw_metadata);
  803. hal_tx_desc_set_buf_addr(hal_tx_desc_cached,
  804. dma_addr, bm_id, tx_desc->id,
  805. type, soc->hal_soc);
  806. if (!dp_tx_is_desc_id_valid(soc, tx_desc->id))
  807. return QDF_STATUS_E_RESOURCES;
  808. hal_tx_desc_set_buf_length(hal_tx_desc_cached, length);
  809. hal_tx_desc_set_buf_offset(hal_tx_desc_cached, tx_desc->pkt_offset);
  810. hal_tx_desc_set_encap_type(hal_tx_desc_cached, tx_desc->tx_encap_type);
  811. hal_tx_desc_set_lmac_id(soc->hal_soc, hal_tx_desc_cached,
  812. vdev->pdev->lmac_id);
  813. hal_tx_desc_set_search_type(soc->hal_soc, hal_tx_desc_cached,
  814. vdev->search_type);
  815. hal_tx_desc_set_search_index(soc->hal_soc, hal_tx_desc_cached,
  816. vdev->bss_ast_hash);
  817. hal_tx_desc_set_dscp_tid_table_id(soc->hal_soc, hal_tx_desc_cached,
  818. vdev->dscp_tid_map_id);
  819. hal_tx_desc_set_encrypt_type(hal_tx_desc_cached,
  820. sec_type_map[sec_type]);
  821. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  822. "%s length:%d , type = %d, dma_addr %llx, offset %d desc id %u",
  823. __func__, length, type, (uint64_t)dma_addr,
  824. tx_desc->pkt_offset, tx_desc->id);
  825. if (tx_desc->flags & DP_TX_DESC_FLAG_TO_FW)
  826. hal_tx_desc_set_to_fw(hal_tx_desc_cached, 1);
  827. hal_tx_desc_set_addr_search_flags(hal_tx_desc_cached,
  828. vdev->hal_desc_addr_search_flags);
  829. /* verify checksum offload configuration*/
  830. if ((wlan_cfg_get_checksum_offload(soc->wlan_cfg_ctx)) &&
  831. ((qdf_nbuf_get_tx_cksum(tx_desc->nbuf) == QDF_NBUF_TX_CKSUM_TCP_UDP)
  832. || qdf_nbuf_is_tso(tx_desc->nbuf))) {
  833. hal_tx_desc_set_l3_checksum_en(hal_tx_desc_cached, 1);
  834. hal_tx_desc_set_l4_checksum_en(hal_tx_desc_cached, 1);
  835. }
  836. if (tid != HTT_TX_EXT_TID_INVALID)
  837. hal_tx_desc_set_hlos_tid(hal_tx_desc_cached, tid);
  838. if (tx_desc->flags & DP_TX_DESC_FLAG_MESH)
  839. hal_tx_desc_set_mesh_en(hal_tx_desc_cached, 1);
  840. /* Sync cached descriptor with HW */
  841. hal_tx_desc = hal_srng_src_get_next(soc->hal_soc, hal_srng);
  842. if (!hal_tx_desc) {
  843. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  844. "%s TCL ring full ring_id:%d", __func__, ring_id);
  845. DP_STATS_INC(soc, tx.tcl_ring_full[ring_id], 1);
  846. DP_STATS_INC(vdev, tx_i.dropped.enqueue_fail, 1);
  847. return QDF_STATUS_E_RESOURCES;
  848. }
  849. tx_desc->flags |= DP_TX_DESC_FLAG_QUEUED_TX;
  850. hal_tx_desc_sync(hal_tx_desc_cached, hal_tx_desc);
  851. DP_STATS_INC_PKT(vdev, tx_i.processed, 1, length);
  852. return QDF_STATUS_SUCCESS;
  853. }
  854. /**
  855. * dp_cce_classify() - Classify the frame based on CCE rules
  856. * @vdev: DP vdev handle
  857. * @nbuf: skb
  858. *
  859. * Classify frames based on CCE rules
  860. * Return: bool( true if classified,
  861. * else false)
  862. */
  863. static bool dp_cce_classify(struct dp_vdev *vdev, qdf_nbuf_t nbuf)
  864. {
  865. struct ether_header *eh = NULL;
  866. uint16_t ether_type;
  867. qdf_llc_t *llcHdr;
  868. qdf_nbuf_t nbuf_clone = NULL;
  869. qdf_dot3_qosframe_t *qos_wh = NULL;
  870. /* for mesh packets don't do any classification */
  871. if (qdf_unlikely(vdev->mesh_vdev))
  872. return false;
  873. if (qdf_likely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  874. eh = (struct ether_header *) qdf_nbuf_data(nbuf);
  875. ether_type = eh->ether_type;
  876. llcHdr = (qdf_llc_t *)(nbuf->data +
  877. sizeof(struct ether_header));
  878. } else {
  879. qos_wh = (qdf_dot3_qosframe_t *) nbuf->data;
  880. /* For encrypted packets don't do any classification */
  881. if (qdf_unlikely(qos_wh->i_fc[1] & IEEE80211_FC1_WEP))
  882. return false;
  883. if (qdf_unlikely(qos_wh->i_fc[0] & QDF_IEEE80211_FC0_SUBTYPE_QOS)) {
  884. if (qdf_unlikely(
  885. qos_wh->i_fc[1] & QDF_IEEE80211_FC1_TODS &&
  886. qos_wh->i_fc[1] & QDF_IEEE80211_FC1_FROMDS)) {
  887. ether_type = *(uint16_t *)(nbuf->data
  888. + QDF_IEEE80211_4ADDR_HDR_LEN
  889. + sizeof(qdf_llc_t)
  890. - sizeof(ether_type));
  891. llcHdr = (qdf_llc_t *)(nbuf->data +
  892. QDF_IEEE80211_4ADDR_HDR_LEN);
  893. } else {
  894. ether_type = *(uint16_t *)(nbuf->data
  895. + QDF_IEEE80211_3ADDR_HDR_LEN
  896. + sizeof(qdf_llc_t)
  897. - sizeof(ether_type));
  898. llcHdr = (qdf_llc_t *)(nbuf->data +
  899. QDF_IEEE80211_3ADDR_HDR_LEN);
  900. }
  901. if (qdf_unlikely(DP_FRAME_IS_SNAP(llcHdr)
  902. && (ether_type ==
  903. qdf_htons(QDF_NBUF_TRAC_EAPOL_ETH_TYPE)))) {
  904. DP_STATS_INC(vdev, tx_i.cce_classified_raw, 1);
  905. return true;
  906. }
  907. }
  908. return false;
  909. }
  910. if (qdf_unlikely(DP_FRAME_IS_SNAP(llcHdr))) {
  911. ether_type = *(uint16_t *)(nbuf->data + 2*ETHER_ADDR_LEN +
  912. sizeof(*llcHdr));
  913. nbuf_clone = qdf_nbuf_clone(nbuf);
  914. if (qdf_unlikely(nbuf_clone)) {
  915. qdf_nbuf_pull_head(nbuf_clone, sizeof(*llcHdr));
  916. if (ether_type == htons(ETHERTYPE_8021Q)) {
  917. qdf_nbuf_pull_head(nbuf_clone,
  918. sizeof(qdf_net_vlanhdr_t));
  919. }
  920. }
  921. } else {
  922. if (ether_type == htons(ETHERTYPE_8021Q)) {
  923. nbuf_clone = qdf_nbuf_clone(nbuf);
  924. if (qdf_unlikely(nbuf_clone)) {
  925. qdf_nbuf_pull_head(nbuf_clone,
  926. sizeof(qdf_net_vlanhdr_t));
  927. }
  928. }
  929. }
  930. if (qdf_unlikely(nbuf_clone))
  931. nbuf = nbuf_clone;
  932. if (qdf_unlikely(qdf_nbuf_is_ipv4_eapol_pkt(nbuf)
  933. || qdf_nbuf_is_ipv4_arp_pkt(nbuf)
  934. || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)
  935. || qdf_nbuf_is_ipv4_tdls_pkt(nbuf)
  936. || (qdf_nbuf_is_ipv4_pkt(nbuf)
  937. && qdf_nbuf_is_ipv4_dhcp_pkt(nbuf))
  938. || (qdf_nbuf_is_ipv6_pkt(nbuf) &&
  939. qdf_nbuf_is_ipv6_dhcp_pkt(nbuf)))) {
  940. if (qdf_unlikely(nbuf_clone != NULL))
  941. qdf_nbuf_free(nbuf_clone);
  942. return true;
  943. }
  944. if (qdf_unlikely(nbuf_clone != NULL))
  945. qdf_nbuf_free(nbuf_clone);
  946. return false;
  947. }
  948. /**
  949. * dp_tx_classify_tid() - Obtain TID to be used for this frame
  950. * @vdev: DP vdev handle
  951. * @nbuf: skb
  952. *
  953. * Extract the DSCP or PCP information from frame and map into TID value.
  954. * Software based TID classification is required when more than 2 DSCP-TID
  955. * mapping tables are needed.
  956. * Hardware supports 2 DSCP-TID mapping tables
  957. *
  958. * Return: void
  959. */
  960. static void dp_tx_classify_tid(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  961. struct dp_tx_msdu_info_s *msdu_info)
  962. {
  963. uint8_t tos = 0, dscp_tid_override = 0;
  964. uint8_t *hdr_ptr, *L3datap;
  965. uint8_t is_mcast = 0;
  966. struct ether_header *eh = NULL;
  967. qdf_ethervlan_header_t *evh = NULL;
  968. uint16_t ether_type;
  969. qdf_llc_t *llcHdr;
  970. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  971. DP_TX_TID_OVERRIDE(msdu_info, nbuf);
  972. if (pdev->soc && vdev->dscp_tid_map_id < pdev->soc->num_hw_dscp_tid_map)
  973. return;
  974. /* for mesh packets don't do any classification */
  975. if (qdf_unlikely(vdev->mesh_vdev))
  976. return;
  977. if (qdf_likely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  978. eh = (struct ether_header *) nbuf->data;
  979. hdr_ptr = eh->ether_dhost;
  980. L3datap = hdr_ptr + sizeof(struct ether_header);
  981. } else {
  982. qdf_dot3_qosframe_t *qos_wh =
  983. (qdf_dot3_qosframe_t *) nbuf->data;
  984. msdu_info->tid = qos_wh->i_fc[0] & DP_FC0_SUBTYPE_QOS ?
  985. qos_wh->i_qos[0] & DP_QOS_TID : 0;
  986. return;
  987. }
  988. is_mcast = DP_FRAME_IS_MULTICAST(hdr_ptr);
  989. ether_type = eh->ether_type;
  990. llcHdr = (qdf_llc_t *)(nbuf->data + sizeof(struct ether_header));
  991. /*
  992. * Check if packet is dot3 or eth2 type.
  993. */
  994. if (DP_FRAME_IS_LLC(ether_type) && DP_FRAME_IS_SNAP(llcHdr)) {
  995. ether_type = (uint16_t)*(nbuf->data + 2*ETHER_ADDR_LEN +
  996. sizeof(*llcHdr));
  997. if (ether_type == htons(ETHERTYPE_8021Q)) {
  998. L3datap = hdr_ptr + sizeof(qdf_ethervlan_header_t) +
  999. sizeof(*llcHdr);
  1000. ether_type = (uint16_t)*(nbuf->data + 2*ETHER_ADDR_LEN
  1001. + sizeof(*llcHdr) +
  1002. sizeof(qdf_net_vlanhdr_t));
  1003. } else {
  1004. L3datap = hdr_ptr + sizeof(struct ether_header) +
  1005. sizeof(*llcHdr);
  1006. }
  1007. } else {
  1008. if (ether_type == htons(ETHERTYPE_8021Q)) {
  1009. evh = (qdf_ethervlan_header_t *) eh;
  1010. ether_type = evh->ether_type;
  1011. L3datap = hdr_ptr + sizeof(qdf_ethervlan_header_t);
  1012. }
  1013. }
  1014. /*
  1015. * Find priority from IP TOS DSCP field
  1016. */
  1017. if (qdf_nbuf_is_ipv4_pkt(nbuf)) {
  1018. qdf_net_iphdr_t *ip = (qdf_net_iphdr_t *) L3datap;
  1019. if (qdf_nbuf_is_ipv4_dhcp_pkt(nbuf)) {
  1020. /* Only for unicast frames */
  1021. if (!is_mcast) {
  1022. /* send it on VO queue */
  1023. msdu_info->tid = DP_VO_TID;
  1024. }
  1025. } else {
  1026. /*
  1027. * IP frame: exclude ECN bits 0-1 and map DSCP bits 2-7
  1028. * from TOS byte.
  1029. */
  1030. tos = ip->ip_tos;
  1031. dscp_tid_override = 1;
  1032. }
  1033. } else if (qdf_nbuf_is_ipv6_pkt(nbuf)) {
  1034. /* TODO
  1035. * use flowlabel
  1036. *igmpmld cases to be handled in phase 2
  1037. */
  1038. unsigned long ver_pri_flowlabel;
  1039. unsigned long pri;
  1040. ver_pri_flowlabel = *(unsigned long *) L3datap;
  1041. pri = (ntohl(ver_pri_flowlabel) & IPV6_FLOWINFO_PRIORITY) >>
  1042. DP_IPV6_PRIORITY_SHIFT;
  1043. tos = pri;
  1044. dscp_tid_override = 1;
  1045. } else if (qdf_nbuf_is_ipv4_eapol_pkt(nbuf))
  1046. msdu_info->tid = DP_VO_TID;
  1047. else if (qdf_nbuf_is_ipv4_arp_pkt(nbuf)) {
  1048. /* Only for unicast frames */
  1049. if (!is_mcast) {
  1050. /* send ucast arp on VO queue */
  1051. msdu_info->tid = DP_VO_TID;
  1052. }
  1053. }
  1054. /*
  1055. * Assign all MCAST packets to BE
  1056. */
  1057. if (qdf_unlikely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  1058. if (is_mcast) {
  1059. tos = 0;
  1060. dscp_tid_override = 1;
  1061. }
  1062. }
  1063. if (dscp_tid_override == 1) {
  1064. tos = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  1065. msdu_info->tid = pdev->dscp_tid_map[vdev->dscp_tid_map_id][tos];
  1066. }
  1067. return;
  1068. }
  1069. #ifdef CONVERGED_TDLS_ENABLE
  1070. /**
  1071. * dp_tx_update_tdls_flags() - Update descriptor flags for TDLS frame
  1072. * @tx_desc: TX descriptor
  1073. *
  1074. * Return: None
  1075. */
  1076. static void dp_tx_update_tdls_flags(struct dp_tx_desc_s *tx_desc)
  1077. {
  1078. if (tx_desc->vdev) {
  1079. if (tx_desc->vdev->is_tdls_frame) {
  1080. tx_desc->flags |= DP_TX_DESC_FLAG_TDLS_FRAME;
  1081. tx_desc->vdev->is_tdls_frame = false;
  1082. }
  1083. }
  1084. }
  1085. /**
  1086. * dp_non_std_tx_comp_free_buff() - Free the non std tx packet buffer
  1087. * @tx_desc: TX descriptor
  1088. * @vdev: datapath vdev handle
  1089. *
  1090. * Return: None
  1091. */
  1092. static void dp_non_std_tx_comp_free_buff(struct dp_tx_desc_s *tx_desc,
  1093. struct dp_vdev *vdev)
  1094. {
  1095. struct hal_tx_completion_status ts = {0};
  1096. qdf_nbuf_t nbuf = tx_desc->nbuf;
  1097. hal_tx_comp_get_status(&tx_desc->comp, &ts, vdev->pdev->soc->hal_soc);
  1098. if (vdev->tx_non_std_data_callback.func) {
  1099. qdf_nbuf_set_next(tx_desc->nbuf, NULL);
  1100. vdev->tx_non_std_data_callback.func(
  1101. vdev->tx_non_std_data_callback.ctxt,
  1102. nbuf, ts.status);
  1103. return;
  1104. }
  1105. }
  1106. #endif
  1107. /**
  1108. * dp_tx_send_msdu_single() - Setup descriptor and enqueue single MSDU to TCL
  1109. * @vdev: DP vdev handle
  1110. * @nbuf: skb
  1111. * @tid: TID from HLOS for overriding default DSCP-TID mapping
  1112. * @meta_data: Metadata to the fw
  1113. * @tx_q: Tx queue to be used for this Tx frame
  1114. * @peer_id: peer_id of the peer in case of NAWDS frames
  1115. * @tx_exc_metadata: Handle that holds exception path metadata
  1116. *
  1117. * Return: NULL on success,
  1118. * nbuf when it fails to send
  1119. */
  1120. static qdf_nbuf_t dp_tx_send_msdu_single(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1121. struct dp_tx_msdu_info_s *msdu_info, uint16_t peer_id,
  1122. struct cdp_tx_exception_metadata *tx_exc_metadata)
  1123. {
  1124. struct dp_pdev *pdev = vdev->pdev;
  1125. struct dp_soc *soc = pdev->soc;
  1126. struct dp_tx_desc_s *tx_desc;
  1127. QDF_STATUS status;
  1128. struct dp_tx_queue *tx_q = &(msdu_info->tx_queue);
  1129. void *hal_srng = soc->tcl_data_ring[tx_q->ring_id].hal_srng;
  1130. uint16_t htt_tcl_metadata = 0;
  1131. uint8_t tid = msdu_info->tid;
  1132. /* Setup Tx descriptor for an MSDU, and MSDU extension descriptor */
  1133. tx_desc = dp_tx_prepare_desc_single(vdev, nbuf, tx_q->desc_pool_id,
  1134. msdu_info, tx_exc_metadata);
  1135. if (!tx_desc) {
  1136. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1137. "%s Tx_desc prepare Fail vdev %pK queue %d",
  1138. __func__, vdev, tx_q->desc_pool_id);
  1139. return nbuf;
  1140. }
  1141. if (qdf_unlikely(soc->cce_disable)) {
  1142. if (dp_cce_classify(vdev, nbuf) == true) {
  1143. DP_STATS_INC(vdev, tx_i.cce_classified, 1);
  1144. tid = DP_VO_TID;
  1145. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  1146. }
  1147. }
  1148. dp_tx_update_tdls_flags(tx_desc);
  1149. if (qdf_unlikely(hal_srng_access_start(soc->hal_soc, hal_srng))) {
  1150. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1151. "%s %d : HAL RING Access Failed -- %pK",
  1152. __func__, __LINE__, hal_srng);
  1153. DP_STATS_INC(vdev, tx_i.dropped.ring_full, 1);
  1154. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  1155. goto fail_return;
  1156. }
  1157. if (qdf_unlikely(peer_id == DP_INVALID_PEER)) {
  1158. htt_tcl_metadata = vdev->htt_tcl_metadata;
  1159. HTT_TX_TCL_METADATA_HOST_INSPECTED_SET(htt_tcl_metadata, 1);
  1160. } else if (qdf_unlikely(peer_id != HTT_INVALID_PEER)) {
  1161. HTT_TX_TCL_METADATA_TYPE_SET(htt_tcl_metadata,
  1162. HTT_TCL_METADATA_TYPE_PEER_BASED);
  1163. HTT_TX_TCL_METADATA_PEER_ID_SET(htt_tcl_metadata,
  1164. peer_id);
  1165. } else
  1166. htt_tcl_metadata = vdev->htt_tcl_metadata;
  1167. if (msdu_info->exception_fw) {
  1168. HTT_TX_TCL_METADATA_VALID_HTT_SET(htt_tcl_metadata, 1);
  1169. }
  1170. /* Enqueue the Tx MSDU descriptor to HW for transmit */
  1171. status = dp_tx_hw_enqueue(soc, vdev, tx_desc, tid,
  1172. htt_tcl_metadata, tx_q->ring_id, tx_exc_metadata);
  1173. if (status != QDF_STATUS_SUCCESS) {
  1174. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1175. "%s Tx_hw_enqueue Fail tx_desc %pK queue %d",
  1176. __func__, tx_desc, tx_q->ring_id);
  1177. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  1178. goto fail_return;
  1179. }
  1180. nbuf = NULL;
  1181. fail_return:
  1182. if (hif_pm_runtime_get(soc->hif_handle) == 0) {
  1183. hal_srng_access_end(soc->hal_soc, hal_srng);
  1184. hif_pm_runtime_put(soc->hif_handle);
  1185. } else {
  1186. hal_srng_access_end_reap(soc->hal_soc, hal_srng);
  1187. }
  1188. return nbuf;
  1189. }
  1190. /**
  1191. * dp_tx_send_msdu_multiple() - Enqueue multiple MSDUs
  1192. * @vdev: DP vdev handle
  1193. * @nbuf: skb
  1194. * @msdu_info: MSDU info to be setup in MSDU extension descriptor
  1195. *
  1196. * Prepare descriptors for multiple MSDUs (TSO segments) and enqueue to TCL
  1197. *
  1198. * Return: NULL on success,
  1199. * nbuf when it fails to send
  1200. */
  1201. #if QDF_LOCK_STATS
  1202. static noinline
  1203. #else
  1204. static
  1205. #endif
  1206. qdf_nbuf_t dp_tx_send_msdu_multiple(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1207. struct dp_tx_msdu_info_s *msdu_info)
  1208. {
  1209. uint8_t i;
  1210. struct dp_pdev *pdev = vdev->pdev;
  1211. struct dp_soc *soc = pdev->soc;
  1212. struct dp_tx_desc_s *tx_desc;
  1213. bool is_cce_classified = false;
  1214. QDF_STATUS status;
  1215. uint16_t htt_tcl_metadata = 0;
  1216. struct dp_tx_queue *tx_q = &msdu_info->tx_queue;
  1217. void *hal_srng = soc->tcl_data_ring[tx_q->ring_id].hal_srng;
  1218. if (qdf_unlikely(hal_srng_access_start(soc->hal_soc, hal_srng))) {
  1219. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1220. "%s %d : HAL RING Access Failed -- %pK",
  1221. __func__, __LINE__, hal_srng);
  1222. DP_STATS_INC(vdev, tx_i.dropped.ring_full, 1);
  1223. return nbuf;
  1224. }
  1225. if (qdf_unlikely(soc->cce_disable)) {
  1226. is_cce_classified = dp_cce_classify(vdev, nbuf);
  1227. if (is_cce_classified) {
  1228. DP_STATS_INC(vdev, tx_i.cce_classified, 1);
  1229. msdu_info->tid = DP_VO_TID;
  1230. }
  1231. }
  1232. if (msdu_info->frm_type == dp_tx_frm_me)
  1233. nbuf = msdu_info->u.sg_info.curr_seg->nbuf;
  1234. i = 0;
  1235. /* Print statement to track i and num_seg */
  1236. /*
  1237. * For each segment (maps to 1 MSDU) , prepare software and hardware
  1238. * descriptors using information in msdu_info
  1239. */
  1240. while (i < msdu_info->num_seg) {
  1241. /*
  1242. * Setup Tx descriptor for an MSDU, and MSDU extension
  1243. * descriptor
  1244. */
  1245. tx_desc = dp_tx_prepare_desc(vdev, nbuf, msdu_info,
  1246. tx_q->desc_pool_id);
  1247. if (!tx_desc) {
  1248. if (msdu_info->frm_type == dp_tx_frm_me) {
  1249. dp_tx_me_free_buf(pdev,
  1250. (void *)(msdu_info->u.sg_info
  1251. .curr_seg->frags[0].vaddr));
  1252. }
  1253. goto done;
  1254. }
  1255. if (msdu_info->frm_type == dp_tx_frm_me) {
  1256. tx_desc->me_buffer =
  1257. msdu_info->u.sg_info.curr_seg->frags[0].vaddr;
  1258. tx_desc->flags |= DP_TX_DESC_FLAG_ME;
  1259. }
  1260. if (is_cce_classified)
  1261. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  1262. htt_tcl_metadata = vdev->htt_tcl_metadata;
  1263. if (msdu_info->exception_fw) {
  1264. HTT_TX_TCL_METADATA_VALID_HTT_SET(htt_tcl_metadata, 1);
  1265. }
  1266. /*
  1267. * Enqueue the Tx MSDU descriptor to HW for transmit
  1268. */
  1269. status = dp_tx_hw_enqueue(soc, vdev, tx_desc, msdu_info->tid,
  1270. htt_tcl_metadata, tx_q->ring_id, NULL);
  1271. if (status != QDF_STATUS_SUCCESS) {
  1272. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1273. "%s Tx_hw_enqueue Fail tx_desc %pK queue %d",
  1274. __func__, tx_desc, tx_q->ring_id);
  1275. if (tx_desc->flags & DP_TX_DESC_FLAG_ME)
  1276. dp_tx_me_free_buf(pdev, tx_desc->me_buffer);
  1277. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  1278. goto done;
  1279. }
  1280. /*
  1281. * TODO
  1282. * if tso_info structure can be modified to have curr_seg
  1283. * as first element, following 2 blocks of code (for TSO and SG)
  1284. * can be combined into 1
  1285. */
  1286. /*
  1287. * For frames with multiple segments (TSO, ME), jump to next
  1288. * segment.
  1289. */
  1290. if (msdu_info->frm_type == dp_tx_frm_tso) {
  1291. if (msdu_info->u.tso_info.curr_seg->next) {
  1292. msdu_info->u.tso_info.curr_seg =
  1293. msdu_info->u.tso_info.curr_seg->next;
  1294. /*
  1295. * If this is a jumbo nbuf, then increment the number of
  1296. * nbuf users for each additional segment of the msdu.
  1297. * This will ensure that the skb is freed only after
  1298. * receiving tx completion for all segments of an nbuf
  1299. */
  1300. qdf_nbuf_inc_users(nbuf);
  1301. /* Check with MCL if this is needed */
  1302. /* nbuf = msdu_info->u.tso_info.curr_seg->nbuf; */
  1303. }
  1304. }
  1305. /*
  1306. * For Multicast-Unicast converted packets,
  1307. * each converted frame (for a client) is represented as
  1308. * 1 segment
  1309. */
  1310. if ((msdu_info->frm_type == dp_tx_frm_sg) ||
  1311. (msdu_info->frm_type == dp_tx_frm_me)) {
  1312. if (msdu_info->u.sg_info.curr_seg->next) {
  1313. msdu_info->u.sg_info.curr_seg =
  1314. msdu_info->u.sg_info.curr_seg->next;
  1315. nbuf = msdu_info->u.sg_info.curr_seg->nbuf;
  1316. }
  1317. }
  1318. i++;
  1319. }
  1320. nbuf = NULL;
  1321. done:
  1322. if (hif_pm_runtime_get(soc->hif_handle) == 0) {
  1323. hal_srng_access_end(soc->hal_soc, hal_srng);
  1324. hif_pm_runtime_put(soc->hif_handle);
  1325. } else {
  1326. hal_srng_access_end_reap(soc->hal_soc, hal_srng);
  1327. }
  1328. return nbuf;
  1329. }
  1330. /**
  1331. * dp_tx_prepare_sg()- Extract SG info from NBUF and prepare msdu_info
  1332. * for SG frames
  1333. * @vdev: DP vdev handle
  1334. * @nbuf: skb
  1335. * @seg_info: Pointer to Segment info Descriptor to be prepared
  1336. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension desc.
  1337. *
  1338. * Return: NULL on success,
  1339. * nbuf when it fails to send
  1340. */
  1341. static qdf_nbuf_t dp_tx_prepare_sg(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1342. struct dp_tx_seg_info_s *seg_info, struct dp_tx_msdu_info_s *msdu_info)
  1343. {
  1344. uint32_t cur_frag, nr_frags;
  1345. qdf_dma_addr_t paddr;
  1346. struct dp_tx_sg_info_s *sg_info;
  1347. sg_info = &msdu_info->u.sg_info;
  1348. nr_frags = qdf_nbuf_get_nr_frags(nbuf);
  1349. if (QDF_STATUS_SUCCESS != qdf_nbuf_map(vdev->osdev, nbuf,
  1350. QDF_DMA_TO_DEVICE)) {
  1351. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1352. "dma map error");
  1353. DP_STATS_INC(vdev, tx_i.sg.dma_map_error, 1);
  1354. qdf_nbuf_free(nbuf);
  1355. return NULL;
  1356. }
  1357. paddr = qdf_nbuf_get_frag_paddr(nbuf, 0);
  1358. seg_info->frags[0].paddr_lo = paddr;
  1359. seg_info->frags[0].paddr_hi = ((uint64_t) paddr) >> 32;
  1360. seg_info->frags[0].len = qdf_nbuf_headlen(nbuf);
  1361. seg_info->frags[0].vaddr = (void *) nbuf;
  1362. for (cur_frag = 0; cur_frag < nr_frags; cur_frag++) {
  1363. if (QDF_STATUS_E_FAILURE == qdf_nbuf_frag_map(vdev->osdev,
  1364. nbuf, 0, QDF_DMA_TO_DEVICE, cur_frag)) {
  1365. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1366. "frag dma map error");
  1367. DP_STATS_INC(vdev, tx_i.sg.dma_map_error, 1);
  1368. qdf_nbuf_free(nbuf);
  1369. return NULL;
  1370. }
  1371. paddr = qdf_nbuf_get_frag_paddr(nbuf, 0);
  1372. seg_info->frags[cur_frag + 1].paddr_lo = paddr;
  1373. seg_info->frags[cur_frag + 1].paddr_hi =
  1374. ((uint64_t) paddr) >> 32;
  1375. seg_info->frags[cur_frag + 1].len =
  1376. qdf_nbuf_get_frag_size(nbuf, cur_frag);
  1377. }
  1378. seg_info->frag_cnt = (cur_frag + 1);
  1379. seg_info->total_len = qdf_nbuf_len(nbuf);
  1380. seg_info->next = NULL;
  1381. sg_info->curr_seg = seg_info;
  1382. msdu_info->frm_type = dp_tx_frm_sg;
  1383. msdu_info->num_seg = 1;
  1384. return nbuf;
  1385. }
  1386. #ifdef MESH_MODE_SUPPORT
  1387. /**
  1388. * dp_tx_extract_mesh_meta_data()- Extract mesh meta hdr info from nbuf
  1389. and prepare msdu_info for mesh frames.
  1390. * @vdev: DP vdev handle
  1391. * @nbuf: skb
  1392. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension desc.
  1393. *
  1394. * Return: NULL on failure,
  1395. * nbuf when extracted successfully
  1396. */
  1397. static
  1398. qdf_nbuf_t dp_tx_extract_mesh_meta_data(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1399. struct dp_tx_msdu_info_s *msdu_info)
  1400. {
  1401. struct meta_hdr_s *mhdr;
  1402. struct htt_tx_msdu_desc_ext2_t *meta_data =
  1403. (struct htt_tx_msdu_desc_ext2_t *)&msdu_info->meta_data[0];
  1404. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(nbuf);
  1405. if (CB_FTYPE_MESH_TX_INFO != qdf_nbuf_get_tx_ftype(nbuf)) {
  1406. msdu_info->exception_fw = 0;
  1407. goto remove_meta_hdr;
  1408. }
  1409. msdu_info->exception_fw = 1;
  1410. qdf_mem_set(meta_data, sizeof(struct htt_tx_msdu_desc_ext2_t), 0);
  1411. meta_data->host_tx_desc_pool = 1;
  1412. meta_data->update_peer_cache = 1;
  1413. meta_data->learning_frame = 1;
  1414. if (!(mhdr->flags & METAHDR_FLAG_AUTO_RATE)) {
  1415. meta_data->power = mhdr->power;
  1416. meta_data->mcs_mask = 1 << mhdr->rate_info[0].mcs;
  1417. meta_data->nss_mask = 1 << mhdr->rate_info[0].nss;
  1418. meta_data->pream_type = mhdr->rate_info[0].preamble_type;
  1419. meta_data->retry_limit = mhdr->rate_info[0].max_tries;
  1420. meta_data->dyn_bw = 1;
  1421. meta_data->valid_pwr = 1;
  1422. meta_data->valid_mcs_mask = 1;
  1423. meta_data->valid_nss_mask = 1;
  1424. meta_data->valid_preamble_type = 1;
  1425. meta_data->valid_retries = 1;
  1426. meta_data->valid_bw_info = 1;
  1427. }
  1428. if (mhdr->flags & METAHDR_FLAG_NOENCRYPT) {
  1429. meta_data->encrypt_type = 0;
  1430. meta_data->valid_encrypt_type = 1;
  1431. meta_data->learning_frame = 0;
  1432. }
  1433. meta_data->valid_key_flags = 1;
  1434. meta_data->key_flags = (mhdr->keyix & 0x3);
  1435. remove_meta_hdr:
  1436. if (qdf_nbuf_pull_head(nbuf, sizeof(struct meta_hdr_s)) == NULL) {
  1437. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1438. "qdf_nbuf_pull_head failed");
  1439. qdf_nbuf_free(nbuf);
  1440. return NULL;
  1441. }
  1442. if (mhdr->flags & METAHDR_FLAG_NOQOS)
  1443. msdu_info->tid = HTT_TX_EXT_TID_NON_QOS_MCAST_BCAST;
  1444. else
  1445. msdu_info->tid = qdf_nbuf_get_priority(nbuf);
  1446. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1447. "%s , Meta hdr %0x %0x %0x %0x %0x %0x"
  1448. " tid %d to_fw %d",
  1449. __func__, msdu_info->meta_data[0],
  1450. msdu_info->meta_data[1],
  1451. msdu_info->meta_data[2],
  1452. msdu_info->meta_data[3],
  1453. msdu_info->meta_data[4],
  1454. msdu_info->meta_data[5],
  1455. msdu_info->tid, msdu_info->exception_fw);
  1456. return nbuf;
  1457. }
  1458. #else
  1459. static
  1460. qdf_nbuf_t dp_tx_extract_mesh_meta_data(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1461. struct dp_tx_msdu_info_s *msdu_info)
  1462. {
  1463. return nbuf;
  1464. }
  1465. #endif
  1466. #ifdef DP_FEATURE_NAWDS_TX
  1467. /**
  1468. * dp_tx_prepare_nawds(): Tramit NAWDS frames
  1469. * @vdev: dp_vdev handle
  1470. * @nbuf: skb
  1471. * @tid: TID from HLOS for overriding default DSCP-TID mapping
  1472. * @tx_q: Tx queue to be used for this Tx frame
  1473. * @meta_data: Meta date for mesh
  1474. * @peer_id: peer_id of the peer in case of NAWDS frames
  1475. *
  1476. * return: NULL on success nbuf on failure
  1477. */
  1478. static qdf_nbuf_t dp_tx_prepare_nawds(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1479. struct dp_tx_msdu_info_s *msdu_info)
  1480. {
  1481. struct dp_peer *peer = NULL;
  1482. struct dp_soc *soc = vdev->pdev->soc;
  1483. struct dp_ast_entry *ast_entry = NULL;
  1484. struct ether_header *eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  1485. uint16_t peer_id = HTT_INVALID_PEER;
  1486. struct dp_peer *sa_peer = NULL;
  1487. qdf_nbuf_t nbuf_copy;
  1488. qdf_spin_lock_bh(&(soc->ast_lock));
  1489. ast_entry = dp_peer_ast_hash_find_by_pdevid
  1490. (soc,
  1491. (uint8_t *)(eh->ether_shost),
  1492. vdev->pdev->pdev_id);
  1493. if (ast_entry)
  1494. sa_peer = ast_entry->peer;
  1495. qdf_spin_unlock_bh(&(soc->ast_lock));
  1496. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1497. if ((peer->peer_ids[0] != HTT_INVALID_PEER) &&
  1498. (peer->nawds_enabled)) {
  1499. if (sa_peer == peer) {
  1500. QDF_TRACE(QDF_MODULE_ID_DP,
  1501. QDF_TRACE_LEVEL_DEBUG,
  1502. " %s: broadcast multicast packet",
  1503. __func__);
  1504. DP_STATS_INC(peer, tx.nawds_mcast_drop, 1);
  1505. continue;
  1506. }
  1507. nbuf_copy = qdf_nbuf_copy(nbuf);
  1508. if (!nbuf_copy) {
  1509. QDF_TRACE(QDF_MODULE_ID_DP,
  1510. QDF_TRACE_LEVEL_ERROR,
  1511. "nbuf copy failed");
  1512. }
  1513. peer_id = peer->peer_ids[0];
  1514. nbuf_copy = dp_tx_send_msdu_single(vdev, nbuf_copy,
  1515. msdu_info, peer_id, NULL);
  1516. if (nbuf_copy != NULL) {
  1517. qdf_nbuf_free(nbuf_copy);
  1518. continue;
  1519. }
  1520. DP_STATS_INC_PKT(peer, tx.nawds_mcast,
  1521. 1, qdf_nbuf_len(nbuf));
  1522. }
  1523. }
  1524. if (peer_id == HTT_INVALID_PEER)
  1525. return nbuf;
  1526. return NULL;
  1527. }
  1528. #endif
  1529. /**
  1530. * dp_check_exc_metadata() - Checks if parameters are valid
  1531. * @tx_exc - holds all exception path parameters
  1532. *
  1533. * Returns true when all the parameters are valid else false
  1534. *
  1535. */
  1536. static bool dp_check_exc_metadata(struct cdp_tx_exception_metadata *tx_exc)
  1537. {
  1538. if ((tx_exc->tid > DP_MAX_TIDS && tx_exc->tid != HTT_INVALID_TID) ||
  1539. tx_exc->tx_encap_type > htt_cmn_pkt_num_types ||
  1540. tx_exc->sec_type > cdp_num_sec_types) {
  1541. return false;
  1542. }
  1543. return true;
  1544. }
  1545. /**
  1546. * dp_tx_send_exception() - Transmit a frame on a given VAP in exception path
  1547. * @vap_dev: DP vdev handle
  1548. * @nbuf: skb
  1549. * @tx_exc_metadata: Handle that holds exception path meta data
  1550. *
  1551. * Entry point for Core Tx layer (DP_TX) invoked from
  1552. * hard_start_xmit in OSIF/HDD to transmit frames through fw
  1553. *
  1554. * Return: NULL on success,
  1555. * nbuf when it fails to send
  1556. */
  1557. qdf_nbuf_t dp_tx_send_exception(void *vap_dev, qdf_nbuf_t nbuf,
  1558. struct cdp_tx_exception_metadata *tx_exc_metadata)
  1559. {
  1560. struct ether_header *eh = NULL;
  1561. struct dp_vdev *vdev = (struct dp_vdev *) vap_dev;
  1562. struct dp_tx_msdu_info_s msdu_info;
  1563. qdf_mem_set(&msdu_info, sizeof(msdu_info), 0x0);
  1564. msdu_info.tid = tx_exc_metadata->tid;
  1565. eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  1566. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1567. "%s , skb %pM",
  1568. __func__, nbuf->data);
  1569. DP_STATS_INC_PKT(vdev, tx_i.rcvd, 1, qdf_nbuf_len(nbuf));
  1570. if (qdf_unlikely(!dp_check_exc_metadata(tx_exc_metadata))) {
  1571. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1572. "Invalid parameters in exception path");
  1573. goto fail;
  1574. }
  1575. /* Basic sanity checks for unsupported packets */
  1576. /* MESH mode */
  1577. if (qdf_unlikely(vdev->mesh_vdev)) {
  1578. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1579. "Mesh mode is not supported in exception path");
  1580. goto fail;
  1581. }
  1582. /* TSO or SG */
  1583. if (qdf_unlikely(qdf_nbuf_is_tso(nbuf)) ||
  1584. qdf_unlikely(qdf_nbuf_is_nonlinear(nbuf))) {
  1585. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1586. "TSO and SG are not supported in exception path");
  1587. goto fail;
  1588. }
  1589. /* RAW */
  1590. if (qdf_unlikely(tx_exc_metadata->tx_encap_type == htt_cmn_pkt_type_raw)) {
  1591. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1592. "Raw frame is not supported in exception path");
  1593. goto fail;
  1594. }
  1595. /* Mcast enhancement*/
  1596. if (qdf_unlikely(vdev->mcast_enhancement_en > 0)) {
  1597. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost) &&
  1598. !DP_FRAME_IS_BROADCAST((eh)->ether_dhost)) {
  1599. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1600. "Ignoring mcast_enhancement_en which is set and sending the mcast packet to the FW");
  1601. }
  1602. }
  1603. /*
  1604. * Get HW Queue to use for this frame.
  1605. * TCL supports upto 4 DMA rings, out of which 3 rings are
  1606. * dedicated for data and 1 for command.
  1607. * "queue_id" maps to one hardware ring.
  1608. * With each ring, we also associate a unique Tx descriptor pool
  1609. * to minimize lock contention for these resources.
  1610. */
  1611. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  1612. /* Single linear frame */
  1613. /*
  1614. * If nbuf is a simple linear frame, use send_single function to
  1615. * prepare direct-buffer type TCL descriptor and enqueue to TCL
  1616. * SRNG. There is no need to setup a MSDU extension descriptor.
  1617. */
  1618. nbuf = dp_tx_send_msdu_single(vdev, nbuf, &msdu_info,
  1619. tx_exc_metadata->peer_id, tx_exc_metadata);
  1620. return nbuf;
  1621. fail:
  1622. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1623. "pkt send failed");
  1624. return nbuf;
  1625. }
  1626. /**
  1627. * dp_tx_send_mesh() - Transmit mesh frame on a given VAP
  1628. * @vap_dev: DP vdev handle
  1629. * @nbuf: skb
  1630. *
  1631. * Entry point for Core Tx layer (DP_TX) invoked from
  1632. * hard_start_xmit in OSIF/HDD
  1633. *
  1634. * Return: NULL on success,
  1635. * nbuf when it fails to send
  1636. */
  1637. #ifdef MESH_MODE_SUPPORT
  1638. qdf_nbuf_t dp_tx_send_mesh(void *vap_dev, qdf_nbuf_t nbuf)
  1639. {
  1640. struct meta_hdr_s *mhdr;
  1641. qdf_nbuf_t nbuf_mesh = NULL;
  1642. qdf_nbuf_t nbuf_clone = NULL;
  1643. struct dp_vdev *vdev = (struct dp_vdev *) vap_dev;
  1644. uint8_t no_enc_frame = 0;
  1645. nbuf_mesh = qdf_nbuf_unshare(nbuf);
  1646. if (nbuf_mesh == NULL) {
  1647. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1648. "qdf_nbuf_unshare failed");
  1649. return nbuf;
  1650. }
  1651. nbuf = nbuf_mesh;
  1652. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(nbuf);
  1653. if ((vdev->sec_type != cdp_sec_type_none) &&
  1654. (mhdr->flags & METAHDR_FLAG_NOENCRYPT))
  1655. no_enc_frame = 1;
  1656. if ((mhdr->flags & METAHDR_FLAG_INFO_UPDATED) &&
  1657. !no_enc_frame) {
  1658. nbuf_clone = qdf_nbuf_clone(nbuf);
  1659. if (nbuf_clone == NULL) {
  1660. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1661. "qdf_nbuf_clone failed");
  1662. return nbuf;
  1663. }
  1664. qdf_nbuf_set_tx_ftype(nbuf_clone, CB_FTYPE_MESH_TX_INFO);
  1665. }
  1666. if (nbuf_clone) {
  1667. if (!dp_tx_send(vap_dev, nbuf_clone)) {
  1668. DP_STATS_INC(vdev, tx_i.mesh.exception_fw, 1);
  1669. } else {
  1670. qdf_nbuf_free(nbuf_clone);
  1671. }
  1672. }
  1673. if (no_enc_frame)
  1674. qdf_nbuf_set_tx_ftype(nbuf, CB_FTYPE_MESH_TX_INFO);
  1675. else
  1676. qdf_nbuf_set_tx_ftype(nbuf, CB_FTYPE_INVALID);
  1677. nbuf = dp_tx_send(vap_dev, nbuf);
  1678. if ((nbuf == NULL) && no_enc_frame) {
  1679. DP_STATS_INC(vdev, tx_i.mesh.exception_fw, 1);
  1680. }
  1681. return nbuf;
  1682. }
  1683. #else
  1684. qdf_nbuf_t dp_tx_send_mesh(void *vap_dev, qdf_nbuf_t nbuf)
  1685. {
  1686. return dp_tx_send(vap_dev, nbuf);
  1687. }
  1688. #endif
  1689. /**
  1690. * dp_tx_send() - Transmit a frame on a given VAP
  1691. * @vap_dev: DP vdev handle
  1692. * @nbuf: skb
  1693. *
  1694. * Entry point for Core Tx layer (DP_TX) invoked from
  1695. * hard_start_xmit in OSIF/HDD or from dp_rx_process for intravap forwarding
  1696. * cases
  1697. *
  1698. * Return: NULL on success,
  1699. * nbuf when it fails to send
  1700. */
  1701. qdf_nbuf_t dp_tx_send(void *vap_dev, qdf_nbuf_t nbuf)
  1702. {
  1703. struct ether_header *eh = NULL;
  1704. struct dp_tx_msdu_info_s msdu_info;
  1705. struct dp_tx_seg_info_s seg_info;
  1706. struct dp_vdev *vdev = (struct dp_vdev *) vap_dev;
  1707. uint16_t peer_id = HTT_INVALID_PEER;
  1708. qdf_nbuf_t nbuf_mesh = NULL;
  1709. qdf_mem_set(&msdu_info, sizeof(msdu_info), 0x0);
  1710. qdf_mem_set(&seg_info, sizeof(seg_info), 0x0);
  1711. eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  1712. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1713. "%s , skb %pM",
  1714. __func__, nbuf->data);
  1715. /*
  1716. * Set Default Host TID value to invalid TID
  1717. * (TID override disabled)
  1718. */
  1719. msdu_info.tid = HTT_TX_EXT_TID_INVALID;
  1720. DP_STATS_INC_PKT(vdev, tx_i.rcvd, 1, qdf_nbuf_len(nbuf));
  1721. if (qdf_unlikely(vdev->mesh_vdev)) {
  1722. nbuf_mesh = dp_tx_extract_mesh_meta_data(vdev, nbuf,
  1723. &msdu_info);
  1724. if (nbuf_mesh == NULL) {
  1725. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1726. "Extracting mesh metadata failed");
  1727. return nbuf;
  1728. }
  1729. nbuf = nbuf_mesh;
  1730. }
  1731. /*
  1732. * Get HW Queue to use for this frame.
  1733. * TCL supports upto 4 DMA rings, out of which 3 rings are
  1734. * dedicated for data and 1 for command.
  1735. * "queue_id" maps to one hardware ring.
  1736. * With each ring, we also associate a unique Tx descriptor pool
  1737. * to minimize lock contention for these resources.
  1738. */
  1739. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  1740. /*
  1741. * TCL H/W supports 2 DSCP-TID mapping tables.
  1742. * Table 1 - Default DSCP-TID mapping table
  1743. * Table 2 - 1 DSCP-TID override table
  1744. *
  1745. * If we need a different DSCP-TID mapping for this vap,
  1746. * call tid_classify to extract DSCP/ToS from frame and
  1747. * map to a TID and store in msdu_info. This is later used
  1748. * to fill in TCL Input descriptor (per-packet TID override).
  1749. */
  1750. dp_tx_classify_tid(vdev, nbuf, &msdu_info);
  1751. /*
  1752. * Classify the frame and call corresponding
  1753. * "prepare" function which extracts the segment (TSO)
  1754. * and fragmentation information (for TSO , SG, ME, or Raw)
  1755. * into MSDU_INFO structure which is later used to fill
  1756. * SW and HW descriptors.
  1757. */
  1758. if (qdf_nbuf_is_tso(nbuf)) {
  1759. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1760. "%s TSO frame %pK", __func__, vdev);
  1761. DP_STATS_INC_PKT(vdev, tx_i.tso.tso_pkt, 1,
  1762. qdf_nbuf_len(nbuf));
  1763. if (dp_tx_prepare_tso(vdev, nbuf, &msdu_info)) {
  1764. DP_STATS_INC_PKT(vdev, tx_i.tso.dropped_host, 1,
  1765. qdf_nbuf_len(nbuf));
  1766. return nbuf;
  1767. }
  1768. goto send_multiple;
  1769. }
  1770. /* SG */
  1771. if (qdf_unlikely(qdf_nbuf_is_nonlinear(nbuf))) {
  1772. nbuf = dp_tx_prepare_sg(vdev, nbuf, &seg_info, &msdu_info);
  1773. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1774. "%s non-TSO SG frame %pK", __func__, vdev);
  1775. DP_STATS_INC_PKT(vdev, tx_i.sg.sg_pkt, 1,
  1776. qdf_nbuf_len(nbuf));
  1777. goto send_multiple;
  1778. }
  1779. #ifdef ATH_SUPPORT_IQUE
  1780. /* Mcast to Ucast Conversion*/
  1781. if (qdf_unlikely(vdev->mcast_enhancement_en > 0)) {
  1782. eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  1783. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost) &&
  1784. !DP_FRAME_IS_BROADCAST((eh)->ether_dhost)) {
  1785. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1786. "%s Mcast frm for ME %pK", __func__, vdev);
  1787. DP_STATS_INC_PKT(vdev,
  1788. tx_i.mcast_en.mcast_pkt, 1,
  1789. qdf_nbuf_len(nbuf));
  1790. if (dp_tx_prepare_send_me(vdev, nbuf) ==
  1791. QDF_STATUS_SUCCESS) {
  1792. return NULL;
  1793. }
  1794. }
  1795. }
  1796. #endif
  1797. /* RAW */
  1798. if (qdf_unlikely(vdev->tx_encap_type == htt_cmn_pkt_type_raw)) {
  1799. nbuf = dp_tx_prepare_raw(vdev, nbuf, &seg_info, &msdu_info);
  1800. if (nbuf == NULL)
  1801. return NULL;
  1802. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1803. "%s Raw frame %pK", __func__, vdev);
  1804. goto send_multiple;
  1805. }
  1806. /* Single linear frame */
  1807. /*
  1808. * If nbuf is a simple linear frame, use send_single function to
  1809. * prepare direct-buffer type TCL descriptor and enqueue to TCL
  1810. * SRNG. There is no need to setup a MSDU extension descriptor.
  1811. */
  1812. nbuf = dp_tx_send_msdu_single(vdev, nbuf, &msdu_info, peer_id, NULL);
  1813. return nbuf;
  1814. send_multiple:
  1815. nbuf = dp_tx_send_msdu_multiple(vdev, nbuf, &msdu_info);
  1816. return nbuf;
  1817. }
  1818. /**
  1819. * dp_tx_reinject_handler() - Tx Reinject Handler
  1820. * @tx_desc: software descriptor head pointer
  1821. * @status : Tx completion status from HTT descriptor
  1822. *
  1823. * This function reinjects frames back to Target.
  1824. * Todo - Host queue needs to be added
  1825. *
  1826. * Return: none
  1827. */
  1828. static
  1829. void dp_tx_reinject_handler(struct dp_tx_desc_s *tx_desc, uint8_t *status)
  1830. {
  1831. struct dp_vdev *vdev;
  1832. struct dp_peer *peer = NULL;
  1833. uint32_t peer_id = HTT_INVALID_PEER;
  1834. qdf_nbuf_t nbuf = tx_desc->nbuf;
  1835. qdf_nbuf_t nbuf_copy = NULL;
  1836. struct dp_tx_msdu_info_s msdu_info;
  1837. struct dp_peer *sa_peer = NULL;
  1838. struct dp_ast_entry *ast_entry = NULL;
  1839. struct dp_soc *soc = NULL;
  1840. struct ether_header *eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  1841. #ifdef WDS_VENDOR_EXTENSION
  1842. int is_mcast = 0, is_ucast = 0;
  1843. int num_peers_3addr = 0;
  1844. struct ether_header *eth_hdr = (struct ether_header *)(qdf_nbuf_data(nbuf));
  1845. struct ieee80211_frame_addr4 *wh = (struct ieee80211_frame_addr4 *)(qdf_nbuf_data(nbuf));
  1846. #endif
  1847. vdev = tx_desc->vdev;
  1848. soc = vdev->pdev->soc;
  1849. qdf_assert(vdev);
  1850. qdf_mem_set(&msdu_info, sizeof(msdu_info), 0x0);
  1851. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  1852. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1853. "%s Tx reinject path", __func__);
  1854. DP_STATS_INC_PKT(vdev, tx_i.reinject_pkts, 1,
  1855. qdf_nbuf_len(tx_desc->nbuf));
  1856. qdf_spin_lock_bh(&(soc->ast_lock));
  1857. ast_entry = dp_peer_ast_hash_find_by_pdevid
  1858. (soc,
  1859. (uint8_t *)(eh->ether_shost),
  1860. vdev->pdev->pdev_id);
  1861. if (ast_entry)
  1862. sa_peer = ast_entry->peer;
  1863. qdf_spin_unlock_bh(&(soc->ast_lock));
  1864. #ifdef WDS_VENDOR_EXTENSION
  1865. if (qdf_unlikely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  1866. is_mcast = (IS_MULTICAST(wh->i_addr1)) ? 1 : 0;
  1867. } else {
  1868. is_mcast = (IS_MULTICAST(eth_hdr->ether_dhost)) ? 1 : 0;
  1869. }
  1870. is_ucast = !is_mcast;
  1871. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1872. if (peer->bss_peer)
  1873. continue;
  1874. /* Detect wds peers that use 3-addr framing for mcast.
  1875. * if there are any, the bss_peer is used to send the
  1876. * the mcast frame using 3-addr format. all wds enabled
  1877. * peers that use 4-addr framing for mcast frames will
  1878. * be duplicated and sent as 4-addr frames below.
  1879. */
  1880. if (!peer->wds_enabled || !peer->wds_ecm.wds_tx_mcast_4addr) {
  1881. num_peers_3addr = 1;
  1882. break;
  1883. }
  1884. }
  1885. #endif
  1886. if (qdf_unlikely(vdev->mesh_vdev)) {
  1887. DP_TX_FREE_SINGLE_BUF(vdev->pdev->soc, tx_desc->nbuf);
  1888. } else {
  1889. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1890. if ((peer->peer_ids[0] != HTT_INVALID_PEER) &&
  1891. #ifdef WDS_VENDOR_EXTENSION
  1892. /*
  1893. * . if 3-addr STA, then send on BSS Peer
  1894. * . if Peer WDS enabled and accept 4-addr mcast,
  1895. * send mcast on that peer only
  1896. * . if Peer WDS enabled and accept 4-addr ucast,
  1897. * send ucast on that peer only
  1898. */
  1899. ((peer->bss_peer && num_peers_3addr && is_mcast) ||
  1900. (peer->wds_enabled &&
  1901. ((is_mcast && peer->wds_ecm.wds_tx_mcast_4addr) ||
  1902. (is_ucast && peer->wds_ecm.wds_tx_ucast_4addr))))) {
  1903. #else
  1904. ((peer->bss_peer &&
  1905. !(vdev->osif_proxy_arp(vdev->osif_vdev, nbuf))) ||
  1906. peer->nawds_enabled)) {
  1907. #endif
  1908. peer_id = DP_INVALID_PEER;
  1909. if (peer->nawds_enabled) {
  1910. peer_id = peer->peer_ids[0];
  1911. if (sa_peer == peer) {
  1912. QDF_TRACE(
  1913. QDF_MODULE_ID_DP,
  1914. QDF_TRACE_LEVEL_DEBUG,
  1915. " %s: multicast packet",
  1916. __func__);
  1917. DP_STATS_INC(peer,
  1918. tx.nawds_mcast_drop, 1);
  1919. continue;
  1920. }
  1921. }
  1922. nbuf_copy = qdf_nbuf_copy(nbuf);
  1923. if (!nbuf_copy) {
  1924. QDF_TRACE(QDF_MODULE_ID_DP,
  1925. QDF_TRACE_LEVEL_DEBUG,
  1926. FL("nbuf copy failed"));
  1927. break;
  1928. }
  1929. nbuf_copy = dp_tx_send_msdu_single(vdev,
  1930. nbuf_copy,
  1931. &msdu_info,
  1932. peer_id,
  1933. NULL);
  1934. if (nbuf_copy) {
  1935. QDF_TRACE(QDF_MODULE_ID_DP,
  1936. QDF_TRACE_LEVEL_DEBUG,
  1937. FL("pkt send failed"));
  1938. qdf_nbuf_free(nbuf_copy);
  1939. } else {
  1940. if (peer_id != DP_INVALID_PEER)
  1941. DP_STATS_INC_PKT(peer,
  1942. tx.nawds_mcast,
  1943. 1, qdf_nbuf_len(nbuf));
  1944. }
  1945. }
  1946. }
  1947. }
  1948. if (vdev->nawds_enabled) {
  1949. peer_id = DP_INVALID_PEER;
  1950. DP_STATS_INC_PKT(vdev, tx_i.nawds_mcast,
  1951. 1, qdf_nbuf_len(nbuf));
  1952. nbuf = dp_tx_send_msdu_single(vdev,
  1953. nbuf,
  1954. &msdu_info,
  1955. peer_id, NULL);
  1956. if (nbuf) {
  1957. QDF_TRACE(QDF_MODULE_ID_DP,
  1958. QDF_TRACE_LEVEL_DEBUG,
  1959. FL("pkt send failed"));
  1960. qdf_nbuf_free(nbuf);
  1961. }
  1962. } else
  1963. qdf_nbuf_free(nbuf);
  1964. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  1965. }
  1966. /**
  1967. * dp_tx_inspect_handler() - Tx Inspect Handler
  1968. * @tx_desc: software descriptor head pointer
  1969. * @status : Tx completion status from HTT descriptor
  1970. *
  1971. * Handles Tx frames sent back to Host for inspection
  1972. * (ProxyARP)
  1973. *
  1974. * Return: none
  1975. */
  1976. static void dp_tx_inspect_handler(struct dp_tx_desc_s *tx_desc, uint8_t *status)
  1977. {
  1978. struct dp_soc *soc;
  1979. struct dp_pdev *pdev = tx_desc->pdev;
  1980. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1981. "%s Tx inspect path",
  1982. __func__);
  1983. qdf_assert(pdev);
  1984. soc = pdev->soc;
  1985. DP_STATS_INC_PKT(tx_desc->vdev, tx_i.inspect_pkts, 1,
  1986. qdf_nbuf_len(tx_desc->nbuf));
  1987. DP_TX_FREE_SINGLE_BUF(soc, tx_desc->nbuf);
  1988. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  1989. }
  1990. #ifdef FEATURE_PERPKT_INFO
  1991. /**
  1992. * dp_get_completion_indication_for_stack() - send completion to stack
  1993. * @soc : dp_soc handle
  1994. * @pdev: dp_pdev handle
  1995. * @peer: dp peer handle
  1996. * @ts: transmit completion status structure
  1997. * @netbuf: Buffer pointer for free
  1998. *
  1999. * This function is used for indication whether buffer needs to be
  2000. * sent to stack for freeing or not
  2001. */
  2002. QDF_STATUS
  2003. dp_get_completion_indication_for_stack(struct dp_soc *soc,
  2004. struct dp_pdev *pdev,
  2005. struct dp_peer *peer,
  2006. struct hal_tx_completion_status *ts,
  2007. qdf_nbuf_t netbuf)
  2008. {
  2009. struct tx_capture_hdr *ppdu_hdr;
  2010. uint16_t peer_id = ts->peer_id;
  2011. uint32_t ppdu_id = ts->ppdu_id;
  2012. uint8_t first_msdu = ts->first_msdu;
  2013. uint8_t last_msdu = ts->last_msdu;
  2014. if (qdf_unlikely(!pdev->tx_sniffer_enable && !pdev->mcopy_mode))
  2015. return QDF_STATUS_E_NOSUPPORT;
  2016. if (!peer) {
  2017. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2018. FL("Peer Invalid"));
  2019. return QDF_STATUS_E_INVAL;
  2020. }
  2021. if (pdev->mcopy_mode) {
  2022. if ((pdev->m_copy_id.tx_ppdu_id == ppdu_id) &&
  2023. (pdev->m_copy_id.tx_peer_id == peer_id)) {
  2024. return QDF_STATUS_E_INVAL;
  2025. }
  2026. pdev->m_copy_id.tx_ppdu_id = ppdu_id;
  2027. pdev->m_copy_id.tx_peer_id = peer_id;
  2028. }
  2029. if (!qdf_nbuf_push_head(netbuf, sizeof(struct tx_capture_hdr))) {
  2030. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2031. FL("No headroom"));
  2032. return QDF_STATUS_E_NOMEM;
  2033. }
  2034. ppdu_hdr = (struct tx_capture_hdr *)qdf_nbuf_data(netbuf);
  2035. qdf_mem_copy(ppdu_hdr->ta, peer->vdev->mac_addr.raw,
  2036. IEEE80211_ADDR_LEN);
  2037. qdf_mem_copy(ppdu_hdr->ra, peer->mac_addr.raw,
  2038. IEEE80211_ADDR_LEN);
  2039. ppdu_hdr->ppdu_id = ppdu_id;
  2040. ppdu_hdr->peer_id = peer_id;
  2041. ppdu_hdr->first_msdu = first_msdu;
  2042. ppdu_hdr->last_msdu = last_msdu;
  2043. return QDF_STATUS_SUCCESS;
  2044. }
  2045. /**
  2046. * dp_send_completion_to_stack() - send completion to stack
  2047. * @soc : dp_soc handle
  2048. * @pdev: dp_pdev handle
  2049. * @peer_id: peer_id of the peer for which completion came
  2050. * @ppdu_id: ppdu_id
  2051. * @netbuf: Buffer pointer for free
  2052. *
  2053. * This function is used to send completion to stack
  2054. * to free buffer
  2055. */
  2056. void dp_send_completion_to_stack(struct dp_soc *soc, struct dp_pdev *pdev,
  2057. uint16_t peer_id, uint32_t ppdu_id,
  2058. qdf_nbuf_t netbuf)
  2059. {
  2060. dp_wdi_event_handler(WDI_EVENT_TX_DATA, soc,
  2061. netbuf, peer_id,
  2062. WDI_NO_VAL, pdev->pdev_id);
  2063. }
  2064. #else
  2065. static QDF_STATUS
  2066. dp_get_completion_indication_for_stack(struct dp_soc *soc,
  2067. struct dp_pdev *pdev,
  2068. struct dp_peer *peer,
  2069. struct hal_tx_completion_status *ts,
  2070. qdf_nbuf_t netbuf)
  2071. {
  2072. return QDF_STATUS_E_NOSUPPORT;
  2073. }
  2074. static void
  2075. dp_send_completion_to_stack(struct dp_soc *soc, struct dp_pdev *pdev,
  2076. uint16_t peer_id, uint32_t ppdu_id, qdf_nbuf_t netbuf)
  2077. {
  2078. }
  2079. #endif
  2080. /**
  2081. * dp_tx_comp_free_buf() - Free nbuf associated with the Tx Descriptor
  2082. * @soc: Soc handle
  2083. * @desc: software Tx descriptor to be processed
  2084. *
  2085. * Return: none
  2086. */
  2087. static inline void dp_tx_comp_free_buf(struct dp_soc *soc,
  2088. struct dp_tx_desc_s *desc)
  2089. {
  2090. struct dp_vdev *vdev = desc->vdev;
  2091. qdf_nbuf_t nbuf = desc->nbuf;
  2092. /* If it is TDLS mgmt, don't unmap or free the frame */
  2093. if (desc->flags & DP_TX_DESC_FLAG_TDLS_FRAME)
  2094. return dp_non_std_tx_comp_free_buff(desc, vdev);
  2095. /* 0 : MSDU buffer, 1 : MLE */
  2096. if (desc->msdu_ext_desc) {
  2097. /* TSO free */
  2098. if (hal_tx_ext_desc_get_tso_enable(
  2099. desc->msdu_ext_desc->vaddr)) {
  2100. /* unmap eash TSO seg before free the nbuf */
  2101. dp_tx_tso_unmap_segment(soc, desc);
  2102. qdf_nbuf_free(nbuf);
  2103. return;
  2104. }
  2105. }
  2106. qdf_nbuf_unmap(soc->osdev, nbuf, QDF_DMA_TO_DEVICE);
  2107. if (qdf_likely(!vdev->mesh_vdev))
  2108. qdf_nbuf_free(nbuf);
  2109. else {
  2110. if (desc->flags & DP_TX_DESC_FLAG_TO_FW) {
  2111. qdf_nbuf_free(nbuf);
  2112. DP_STATS_INC(vdev, tx_i.mesh.completion_fw, 1);
  2113. } else
  2114. vdev->osif_tx_free_ext((nbuf));
  2115. }
  2116. }
  2117. /**
  2118. * dp_tx_mec_handler() - Tx MEC Notify Handler
  2119. * @vdev: pointer to dp dev handler
  2120. * @status : Tx completion status from HTT descriptor
  2121. *
  2122. * Handles MEC notify event sent from fw to Host
  2123. *
  2124. * Return: none
  2125. */
  2126. #ifdef FEATURE_WDS
  2127. void dp_tx_mec_handler(struct dp_vdev *vdev, uint8_t *status)
  2128. {
  2129. struct dp_soc *soc;
  2130. uint32_t flags = IEEE80211_NODE_F_WDS_HM;
  2131. struct dp_peer *peer;
  2132. uint8_t mac_addr[DP_MAC_ADDR_LEN], i;
  2133. if (!vdev->mec_enabled)
  2134. return;
  2135. /* MEC required only in STA mode */
  2136. if (vdev->opmode != wlan_op_mode_sta)
  2137. return;
  2138. soc = vdev->pdev->soc;
  2139. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2140. peer = TAILQ_FIRST(&vdev->peer_list);
  2141. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2142. if (!peer) {
  2143. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2144. FL("peer is NULL"));
  2145. return;
  2146. }
  2147. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2148. "%s Tx MEC Handler",
  2149. __func__);
  2150. for (i = 0; i < DP_MAC_ADDR_LEN; i++)
  2151. mac_addr[(DP_MAC_ADDR_LEN - 1) - i] =
  2152. status[(DP_MAC_ADDR_LEN - 2) + i];
  2153. if (qdf_mem_cmp(mac_addr, vdev->mac_addr.raw, DP_MAC_ADDR_LEN))
  2154. dp_peer_add_ast(soc,
  2155. peer,
  2156. mac_addr,
  2157. CDP_TXRX_AST_TYPE_MEC,
  2158. flags);
  2159. }
  2160. #endif
  2161. #ifdef MESH_MODE_SUPPORT
  2162. /**
  2163. * dp_tx_comp_fill_tx_completion_stats() - Fill per packet Tx completion stats
  2164. * in mesh meta header
  2165. * @tx_desc: software descriptor head pointer
  2166. * @ts: pointer to tx completion stats
  2167. * Return: none
  2168. */
  2169. static
  2170. void dp_tx_comp_fill_tx_completion_stats(struct dp_tx_desc_s *tx_desc,
  2171. struct hal_tx_completion_status *ts)
  2172. {
  2173. struct meta_hdr_s *mhdr;
  2174. qdf_nbuf_t netbuf = tx_desc->nbuf;
  2175. if (!tx_desc->msdu_ext_desc) {
  2176. if (qdf_nbuf_pull_head(netbuf, tx_desc->pkt_offset) == NULL) {
  2177. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2178. "netbuf %pK offset %d",
  2179. netbuf, tx_desc->pkt_offset);
  2180. return;
  2181. }
  2182. }
  2183. if (qdf_nbuf_push_head(netbuf, sizeof(struct meta_hdr_s)) == NULL) {
  2184. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2185. "netbuf %pK offset %d", netbuf,
  2186. sizeof(struct meta_hdr_s));
  2187. return;
  2188. }
  2189. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(netbuf);
  2190. mhdr->rssi = ts->ack_frame_rssi;
  2191. mhdr->channel = tx_desc->pdev->operating_channel;
  2192. }
  2193. #else
  2194. static
  2195. void dp_tx_comp_fill_tx_completion_stats(struct dp_tx_desc_s *tx_desc,
  2196. struct hal_tx_completion_status *ts)
  2197. {
  2198. }
  2199. #endif
  2200. /**
  2201. * dp_tx_update_peer_stats() - Update peer stats from Tx completion indications
  2202. * @peer: Handle to DP peer
  2203. * @ts: pointer to HAL Tx completion stats
  2204. *
  2205. * Return: None
  2206. */
  2207. static inline void
  2208. dp_tx_update_peer_stats(struct dp_peer *peer,
  2209. struct hal_tx_completion_status *ts, uint32_t length)
  2210. {
  2211. struct dp_pdev *pdev = peer->vdev->pdev;
  2212. struct dp_soc *soc = pdev->soc;
  2213. uint8_t mcs, pkt_type;
  2214. mcs = ts->mcs;
  2215. pkt_type = ts->pkt_type;
  2216. if (ts->release_src != HAL_TX_COMP_RELEASE_SOURCE_TQM) {
  2217. dp_err("Release source is not from TQM");
  2218. return;
  2219. }
  2220. DP_STATS_INCC(peer, tx.dropped.age_out, 1,
  2221. (ts->status == HAL_TX_TQM_RR_REM_CMD_AGED));
  2222. DP_STATS_INCC_PKT(peer, tx.dropped.fw_rem, 1, length,
  2223. (ts->status == HAL_TX_TQM_RR_REM_CMD_REM));
  2224. DP_STATS_INCC(peer, tx.dropped.fw_rem_notx, 1,
  2225. (ts->status == HAL_TX_TQM_RR_REM_CMD_NOTX));
  2226. DP_STATS_INCC(peer, tx.dropped.fw_rem_tx, 1,
  2227. (ts->status == HAL_TX_TQM_RR_REM_CMD_TX));
  2228. DP_STATS_INCC(peer, tx.dropped.fw_reason1, 1,
  2229. (ts->status == HAL_TX_TQM_RR_FW_REASON1));
  2230. DP_STATS_INCC(peer, tx.dropped.fw_reason2, 1,
  2231. (ts->status == HAL_TX_TQM_RR_FW_REASON2));
  2232. DP_STATS_INCC(peer, tx.dropped.fw_reason3, 1,
  2233. (ts->status == HAL_TX_TQM_RR_FW_REASON3));
  2234. if (ts->status != HAL_TX_TQM_RR_FRAME_ACKED) {
  2235. return;
  2236. }
  2237. DP_STATS_INCC(peer, tx.ofdma, 1, ts->ofdma);
  2238. DP_STATS_INCC(peer, tx.amsdu_cnt, 1, ts->msdu_part_of_amsdu);
  2239. DP_STATS_INCC(peer, tx.non_amsdu_cnt, 1, !ts->msdu_part_of_amsdu);
  2240. /*
  2241. * Following Rate Statistics are updated from HTT PPDU events from FW.
  2242. * Return from here if HTT PPDU events are enabled.
  2243. */
  2244. if (!(soc->process_tx_status))
  2245. return;
  2246. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2247. ((mcs >= MAX_MCS_11A) && (pkt_type == DOT11_A)));
  2248. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2249. ((mcs < (MAX_MCS_11A)) && (pkt_type == DOT11_A)));
  2250. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2251. ((mcs >= MAX_MCS_11B) && (pkt_type == DOT11_B)));
  2252. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2253. ((mcs < MAX_MCS_11B) && (pkt_type == DOT11_B)));
  2254. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2255. ((mcs >= MAX_MCS_11A) && (pkt_type == DOT11_N)));
  2256. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2257. ((mcs < MAX_MCS_11A) && (pkt_type == DOT11_N)));
  2258. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2259. ((mcs >= MAX_MCS_11AC) && (pkt_type == DOT11_AC)));
  2260. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2261. ((mcs < MAX_MCS_11AC) && (pkt_type == DOT11_AC)));
  2262. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2263. ((mcs >= (MAX_MCS - 1)) && (pkt_type == DOT11_AX)));
  2264. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2265. ((mcs < (MAX_MCS - 1)) && (pkt_type == DOT11_AX)));
  2266. DP_STATS_INC(peer, tx.sgi_count[ts->sgi], 1);
  2267. DP_STATS_INC(peer, tx.bw[ts->bw], 1);
  2268. DP_STATS_UPD(peer, tx.last_ack_rssi, ts->ack_frame_rssi);
  2269. DP_STATS_INC(peer, tx.wme_ac_type[TID_TO_WME_AC(ts->tid)], 1);
  2270. DP_STATS_INCC(peer, tx.stbc, 1, ts->stbc);
  2271. DP_STATS_INCC(peer, tx.ldpc, 1, ts->ldpc);
  2272. DP_STATS_INCC(peer, tx.retries, 1, ts->transmit_cnt > 1);
  2273. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  2274. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc,
  2275. &peer->stats, ts->peer_id,
  2276. UPDATE_PEER_STATS, pdev->pdev_id);
  2277. #endif
  2278. }
  2279. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  2280. /**
  2281. * dp_tx_flow_pool_lock() - take flow pool lock
  2282. * @soc: core txrx main context
  2283. * @tx_desc: tx desc
  2284. *
  2285. * Return: None
  2286. */
  2287. static inline
  2288. void dp_tx_flow_pool_lock(struct dp_soc *soc,
  2289. struct dp_tx_desc_s *tx_desc)
  2290. {
  2291. struct dp_tx_desc_pool_s *pool;
  2292. uint8_t desc_pool_id;
  2293. desc_pool_id = tx_desc->pool_id;
  2294. pool = &soc->tx_desc[desc_pool_id];
  2295. qdf_spin_lock_bh(&pool->flow_pool_lock);
  2296. }
  2297. /**
  2298. * dp_tx_flow_pool_unlock() - release flow pool lock
  2299. * @soc: core txrx main context
  2300. * @tx_desc: tx desc
  2301. *
  2302. * Return: None
  2303. */
  2304. static inline
  2305. void dp_tx_flow_pool_unlock(struct dp_soc *soc,
  2306. struct dp_tx_desc_s *tx_desc)
  2307. {
  2308. struct dp_tx_desc_pool_s *pool;
  2309. uint8_t desc_pool_id;
  2310. desc_pool_id = tx_desc->pool_id;
  2311. pool = &soc->tx_desc[desc_pool_id];
  2312. qdf_spin_unlock_bh(&pool->flow_pool_lock);
  2313. }
  2314. #else
  2315. static inline
  2316. void dp_tx_flow_pool_lock(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc)
  2317. {
  2318. }
  2319. static inline
  2320. void dp_tx_flow_pool_unlock(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc)
  2321. {
  2322. }
  2323. #endif
  2324. /**
  2325. * dp_tx_notify_completion() - Notify tx completion for this desc
  2326. * @soc: core txrx main context
  2327. * @tx_desc: tx desc
  2328. * @netbuf: buffer
  2329. *
  2330. * Return: none
  2331. */
  2332. static inline void dp_tx_notify_completion(struct dp_soc *soc,
  2333. struct dp_tx_desc_s *tx_desc,
  2334. qdf_nbuf_t netbuf)
  2335. {
  2336. void *osif_dev;
  2337. ol_txrx_completion_fp tx_compl_cbk = NULL;
  2338. qdf_assert(tx_desc);
  2339. dp_tx_flow_pool_lock(soc, tx_desc);
  2340. if (!tx_desc->vdev ||
  2341. !tx_desc->vdev->osif_vdev) {
  2342. dp_tx_flow_pool_unlock(soc, tx_desc);
  2343. return;
  2344. }
  2345. osif_dev = tx_desc->vdev->osif_vdev;
  2346. tx_compl_cbk = tx_desc->vdev->tx_comp;
  2347. dp_tx_flow_pool_unlock(soc, tx_desc);
  2348. if (tx_compl_cbk)
  2349. tx_compl_cbk(netbuf, osif_dev);
  2350. }
  2351. /** dp_tx_sojourn_stats_process() - Collect sojourn stats
  2352. * @pdev: pdev handle
  2353. * @tid: tid value
  2354. * @txdesc_ts: timestamp from txdesc
  2355. * @ppdu_id: ppdu id
  2356. *
  2357. * Return: none
  2358. */
  2359. #ifdef FEATURE_PERPKT_INFO
  2360. static inline void dp_tx_sojourn_stats_process(struct dp_pdev *pdev,
  2361. uint8_t tid,
  2362. uint64_t txdesc_ts,
  2363. uint32_t ppdu_id)
  2364. {
  2365. uint64_t delta_ms;
  2366. struct cdp_tx_sojourn_stats *sojourn_stats;
  2367. if (pdev->enhanced_stats_en == 0)
  2368. return;
  2369. if (pdev->sojourn_stats.ppdu_seq_id == 0)
  2370. pdev->sojourn_stats.ppdu_seq_id = ppdu_id;
  2371. if (ppdu_id != pdev->sojourn_stats.ppdu_seq_id) {
  2372. if (!pdev->sojourn_buf)
  2373. return;
  2374. sojourn_stats = (struct cdp_tx_sojourn_stats *)
  2375. qdf_nbuf_data(pdev->sojourn_buf);
  2376. qdf_mem_copy(sojourn_stats, &pdev->sojourn_stats,
  2377. sizeof(struct cdp_tx_sojourn_stats));
  2378. qdf_mem_zero(&pdev->sojourn_stats,
  2379. sizeof(struct cdp_tx_sojourn_stats));
  2380. dp_wdi_event_handler(WDI_EVENT_TX_SOJOURN_STAT, pdev->soc,
  2381. pdev->sojourn_buf, HTT_INVALID_PEER,
  2382. WDI_NO_VAL, pdev->pdev_id);
  2383. pdev->sojourn_stats.ppdu_seq_id = ppdu_id;
  2384. }
  2385. if (tid == HTT_INVALID_TID)
  2386. return;
  2387. delta_ms = qdf_ktime_to_ms(qdf_ktime_get()) -
  2388. txdesc_ts;
  2389. qdf_ewma_tx_lag_add(&pdev->sojourn_stats.avg_sojourn_msdu[tid],
  2390. delta_ms);
  2391. pdev->sojourn_stats.sum_sojourn_msdu[tid] += delta_ms;
  2392. pdev->sojourn_stats.num_msdus[tid]++;
  2393. }
  2394. #else
  2395. static inline void dp_tx_sojourn_stats_process(struct dp_pdev *pdev,
  2396. uint8_t tid,
  2397. uint64_t txdesc_ts,
  2398. uint32_t ppdu_id)
  2399. {
  2400. }
  2401. #endif
  2402. /**
  2403. * dp_tx_comp_process_desc() - Process tx descriptor and free associated nbuf
  2404. * @soc: DP Soc handle
  2405. * @tx_desc: software Tx descriptor
  2406. * @ts : Tx completion status from HAL/HTT descriptor
  2407. *
  2408. * Return: none
  2409. */
  2410. static inline void
  2411. dp_tx_comp_process_desc(struct dp_soc *soc,
  2412. struct dp_tx_desc_s *desc,
  2413. struct hal_tx_completion_status *ts,
  2414. struct dp_peer *peer)
  2415. {
  2416. /*
  2417. * m_copy/tx_capture modes are not supported for
  2418. * scatter gather packets
  2419. */
  2420. if (!(desc->msdu_ext_desc) &&
  2421. (dp_get_completion_indication_for_stack(soc, desc->pdev,
  2422. peer, ts, desc->nbuf)
  2423. == QDF_STATUS_SUCCESS)) {
  2424. qdf_nbuf_unmap(soc->osdev, desc->nbuf,
  2425. QDF_DMA_TO_DEVICE);
  2426. dp_send_completion_to_stack(soc, desc->pdev, ts->peer_id,
  2427. ts->ppdu_id, desc->nbuf);
  2428. } else {
  2429. dp_tx_comp_free_buf(soc, desc);
  2430. }
  2431. }
  2432. /**
  2433. * dp_tx_comp_process_tx_status() - Parse and Dump Tx completion status info
  2434. * @tx_desc: software descriptor head pointer
  2435. * @ts: Tx completion status
  2436. * @peer: peer handle
  2437. *
  2438. * Return: none
  2439. */
  2440. static inline
  2441. void dp_tx_comp_process_tx_status(struct dp_tx_desc_s *tx_desc,
  2442. struct hal_tx_completion_status *ts,
  2443. struct dp_peer *peer)
  2444. {
  2445. uint32_t length;
  2446. struct dp_soc *soc = NULL;
  2447. struct dp_vdev *vdev = tx_desc->vdev;
  2448. struct ether_header *eh =
  2449. (struct ether_header *)qdf_nbuf_data(tx_desc->nbuf);
  2450. if (!vdev) {
  2451. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2452. "invalid vdev");
  2453. goto out;
  2454. }
  2455. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2456. "-------------------- \n"
  2457. "Tx Completion Stats: \n"
  2458. "-------------------- \n"
  2459. "ack_frame_rssi = %d \n"
  2460. "first_msdu = %d \n"
  2461. "last_msdu = %d \n"
  2462. "msdu_part_of_amsdu = %d \n"
  2463. "rate_stats valid = %d \n"
  2464. "bw = %d \n"
  2465. "pkt_type = %d \n"
  2466. "stbc = %d \n"
  2467. "ldpc = %d \n"
  2468. "sgi = %d \n"
  2469. "mcs = %d \n"
  2470. "ofdma = %d \n"
  2471. "tones_in_ru = %d \n"
  2472. "tsf = %d \n"
  2473. "ppdu_id = %d \n"
  2474. "transmit_cnt = %d \n"
  2475. "tid = %d \n"
  2476. "peer_id = %d\n",
  2477. ts->ack_frame_rssi, ts->first_msdu,
  2478. ts->last_msdu, ts->msdu_part_of_amsdu,
  2479. ts->valid, ts->bw, ts->pkt_type, ts->stbc,
  2480. ts->ldpc, ts->sgi, ts->mcs, ts->ofdma,
  2481. ts->tones_in_ru, ts->tsf, ts->ppdu_id,
  2482. ts->transmit_cnt, ts->tid, ts->peer_id);
  2483. soc = vdev->pdev->soc;
  2484. /* Update SoC level stats */
  2485. DP_STATS_INCC(soc, tx.dropped_fw_removed, 1,
  2486. (ts->status == HAL_TX_TQM_RR_REM_CMD_REM));
  2487. /* Update per-packet stats for mesh mode */
  2488. if (qdf_unlikely(vdev->mesh_vdev) &&
  2489. !(tx_desc->flags & DP_TX_DESC_FLAG_TO_FW))
  2490. dp_tx_comp_fill_tx_completion_stats(tx_desc, ts);
  2491. length = qdf_nbuf_len(tx_desc->nbuf);
  2492. /* Update peer level stats */
  2493. if (!peer) {
  2494. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2495. "invalid peer");
  2496. DP_STATS_INC_PKT(soc, tx.tx_invalid_peer, 1, length);
  2497. goto out;
  2498. }
  2499. if (qdf_likely(!peer->bss_peer)) {
  2500. DP_STATS_INC_PKT(peer, tx.ucast, 1, length);
  2501. if (ts->status == HAL_TX_TQM_RR_FRAME_ACKED)
  2502. DP_STATS_INC_PKT(peer, tx.tx_success, 1, length);
  2503. } else {
  2504. if (ts->status != HAL_TX_TQM_RR_REM_CMD_REM) {
  2505. DP_STATS_INC_PKT(peer, tx.mcast, 1, length);
  2506. if ((peer->vdev->tx_encap_type ==
  2507. htt_cmn_pkt_type_ethernet) &&
  2508. IEEE80211_IS_BROADCAST(eh->ether_dhost)) {
  2509. DP_STATS_INC_PKT(peer, tx.bcast, 1, length);
  2510. }
  2511. }
  2512. }
  2513. dp_tx_update_peer_stats(peer, ts, length);
  2514. out:
  2515. return;
  2516. }
  2517. /**
  2518. * dp_tx_comp_process_desc_list() - Tx complete software descriptor handler
  2519. * @soc: core txrx main context
  2520. * @comp_head: software descriptor head pointer
  2521. *
  2522. * This function will process batch of descriptors reaped by dp_tx_comp_handler
  2523. * and release the software descriptors after processing is complete
  2524. *
  2525. * Return: none
  2526. */
  2527. static void
  2528. dp_tx_comp_process_desc_list(struct dp_soc *soc,
  2529. struct dp_tx_desc_s *comp_head)
  2530. {
  2531. struct dp_tx_desc_s *desc;
  2532. struct dp_tx_desc_s *next;
  2533. struct hal_tx_completion_status ts = {0};
  2534. struct dp_peer *peer;
  2535. DP_HIST_INIT();
  2536. desc = comp_head;
  2537. while (desc) {
  2538. hal_tx_comp_get_status(&desc->comp, &ts, soc->hal_soc);
  2539. peer = dp_peer_find_by_id(soc, ts.peer_id);
  2540. dp_tx_comp_process_tx_status(desc, &ts, peer);
  2541. dp_tx_comp_process_desc(soc, desc, &ts, peer);
  2542. if (peer)
  2543. dp_peer_unref_del_find_by_id(peer);
  2544. DP_HIST_PACKET_COUNT_INC(desc->pdev->pdev_id);
  2545. next = desc->next;
  2546. dp_tx_desc_release(desc, desc->pool_id);
  2547. desc = next;
  2548. }
  2549. DP_TX_HIST_STATS_PER_PDEV();
  2550. }
  2551. /**
  2552. * dp_tx_process_htt_completion() - Tx HTT Completion Indication Handler
  2553. * @tx_desc: software descriptor head pointer
  2554. * @status : Tx completion status from HTT descriptor
  2555. *
  2556. * This function will process HTT Tx indication messages from Target
  2557. *
  2558. * Return: none
  2559. */
  2560. static
  2561. void dp_tx_process_htt_completion(struct dp_tx_desc_s *tx_desc, uint8_t *status)
  2562. {
  2563. uint8_t tx_status;
  2564. struct dp_pdev *pdev;
  2565. struct dp_vdev *vdev;
  2566. struct dp_soc *soc;
  2567. struct hal_tx_completion_status ts = {0};
  2568. uint32_t *htt_desc = (uint32_t *)status;
  2569. struct dp_peer *peer;
  2570. qdf_assert(tx_desc->pdev);
  2571. pdev = tx_desc->pdev;
  2572. vdev = tx_desc->vdev;
  2573. soc = pdev->soc;
  2574. tx_status = HTT_TX_WBM_COMPLETION_V2_TX_STATUS_GET(htt_desc[0]);
  2575. switch (tx_status) {
  2576. case HTT_TX_FW2WBM_TX_STATUS_OK:
  2577. case HTT_TX_FW2WBM_TX_STATUS_DROP:
  2578. case HTT_TX_FW2WBM_TX_STATUS_TTL:
  2579. {
  2580. if (HTT_TX_WBM_COMPLETION_V2_VALID_GET(htt_desc[2])) {
  2581. ts.peer_id =
  2582. HTT_TX_WBM_COMPLETION_V2_SW_PEER_ID_GET(
  2583. htt_desc[2]);
  2584. ts.tid =
  2585. HTT_TX_WBM_COMPLETION_V2_TID_NUM_GET(
  2586. htt_desc[2]);
  2587. } else {
  2588. ts.peer_id = HTT_INVALID_PEER;
  2589. ts.tid = HTT_INVALID_TID;
  2590. }
  2591. ts.ppdu_id =
  2592. HTT_TX_WBM_COMPLETION_V2_SCH_CMD_ID_GET(
  2593. htt_desc[1]);
  2594. ts.ack_frame_rssi =
  2595. HTT_TX_WBM_COMPLETION_V2_ACK_FRAME_RSSI_GET(
  2596. htt_desc[1]);
  2597. ts.first_msdu = 1;
  2598. ts.last_msdu = 1;
  2599. if (tx_status != HTT_TX_FW2WBM_TX_STATUS_OK)
  2600. ts.status = HAL_TX_TQM_RR_REM_CMD_REM;
  2601. peer = dp_peer_find_by_id(soc, ts.peer_id);
  2602. if (qdf_likely(peer)) {
  2603. dp_tx_comp_process_tx_status(tx_desc, &ts, peer);
  2604. dp_tx_comp_process_desc(soc, tx_desc, &ts, peer);
  2605. dp_peer_unref_del_find_by_id(peer);
  2606. }
  2607. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  2608. break;
  2609. }
  2610. case HTT_TX_FW2WBM_TX_STATUS_REINJECT:
  2611. {
  2612. dp_tx_reinject_handler(tx_desc, status);
  2613. break;
  2614. }
  2615. case HTT_TX_FW2WBM_TX_STATUS_INSPECT:
  2616. {
  2617. dp_tx_inspect_handler(tx_desc, status);
  2618. break;
  2619. }
  2620. case HTT_TX_FW2WBM_TX_STATUS_MEC_NOTIFY:
  2621. {
  2622. dp_tx_mec_handler(vdev, status);
  2623. break;
  2624. }
  2625. default:
  2626. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2627. "%s Invalid HTT tx_status %d\n",
  2628. __func__, tx_status);
  2629. break;
  2630. }
  2631. }
  2632. /**
  2633. * dp_tx_comp_handler() - Tx completion handler
  2634. * @soc: core txrx main context
  2635. * @ring_id: completion ring id
  2636. * @quota: No. of packets/descriptors that can be serviced in one loop
  2637. *
  2638. * This function will collect hardware release ring element contents and
  2639. * handle descriptor contents. Based on contents, free packet or handle error
  2640. * conditions
  2641. *
  2642. * Return: none
  2643. */
  2644. uint32_t dp_tx_comp_handler(struct dp_soc *soc, void *hal_srng, uint32_t quota)
  2645. {
  2646. void *tx_comp_hal_desc;
  2647. uint8_t buffer_src;
  2648. uint8_t pool_id;
  2649. uint32_t tx_desc_id;
  2650. struct dp_tx_desc_s *tx_desc = NULL;
  2651. struct dp_tx_desc_s *head_desc = NULL;
  2652. struct dp_tx_desc_s *tail_desc = NULL;
  2653. uint32_t num_processed;
  2654. uint32_t count;
  2655. if (qdf_unlikely(hal_srng_access_start(soc->hal_soc, hal_srng))) {
  2656. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2657. "%s %d : HAL RING Access Failed -- %pK",
  2658. __func__, __LINE__, hal_srng);
  2659. return 0;
  2660. }
  2661. num_processed = 0;
  2662. count = 0;
  2663. /* Find head descriptor from completion ring */
  2664. while (qdf_likely(tx_comp_hal_desc =
  2665. hal_srng_dst_get_next(soc->hal_soc, hal_srng))) {
  2666. buffer_src = hal_tx_comp_get_buffer_source(tx_comp_hal_desc);
  2667. /* If this buffer was not released by TQM or FW, then it is not
  2668. * Tx completion indication, assert */
  2669. if ((buffer_src != HAL_TX_COMP_RELEASE_SOURCE_TQM) &&
  2670. (buffer_src != HAL_TX_COMP_RELEASE_SOURCE_FW)) {
  2671. QDF_TRACE(QDF_MODULE_ID_DP,
  2672. QDF_TRACE_LEVEL_FATAL,
  2673. "Tx comp release_src != TQM | FW");
  2674. qdf_assert_always(0);
  2675. }
  2676. /* Get descriptor id */
  2677. tx_desc_id = hal_tx_comp_get_desc_id(tx_comp_hal_desc);
  2678. pool_id = (tx_desc_id & DP_TX_DESC_ID_POOL_MASK) >>
  2679. DP_TX_DESC_ID_POOL_OS;
  2680. if (!dp_tx_is_desc_id_valid(soc, tx_desc_id))
  2681. continue;
  2682. /* Find Tx descriptor */
  2683. tx_desc = dp_tx_desc_find(soc, pool_id,
  2684. (tx_desc_id & DP_TX_DESC_ID_PAGE_MASK) >>
  2685. DP_TX_DESC_ID_PAGE_OS,
  2686. (tx_desc_id & DP_TX_DESC_ID_OFFSET_MASK) >>
  2687. DP_TX_DESC_ID_OFFSET_OS);
  2688. /*
  2689. * If the descriptor is already freed in vdev_detach,
  2690. * continue to next descriptor
  2691. */
  2692. if (!tx_desc->vdev) {
  2693. QDF_TRACE(QDF_MODULE_ID_DP,
  2694. QDF_TRACE_LEVEL_INFO,
  2695. "Descriptor freed in vdev_detach %d",
  2696. tx_desc_id);
  2697. num_processed += !(count & DP_TX_NAPI_BUDGET_DIV_MASK);
  2698. count++;
  2699. continue;
  2700. }
  2701. /*
  2702. * If the release source is FW, process the HTT status
  2703. */
  2704. if (qdf_unlikely(buffer_src ==
  2705. HAL_TX_COMP_RELEASE_SOURCE_FW)) {
  2706. uint8_t htt_tx_status[HAL_TX_COMP_HTT_STATUS_LEN];
  2707. hal_tx_comp_get_htt_desc(tx_comp_hal_desc,
  2708. htt_tx_status);
  2709. dp_tx_process_htt_completion(tx_desc,
  2710. htt_tx_status);
  2711. } else {
  2712. /* Pool id is not matching. Error */
  2713. if (tx_desc->pool_id != pool_id) {
  2714. QDF_TRACE(QDF_MODULE_ID_DP,
  2715. QDF_TRACE_LEVEL_FATAL,
  2716. "Tx Comp pool id %d not matched %d",
  2717. pool_id, tx_desc->pool_id);
  2718. qdf_assert_always(0);
  2719. }
  2720. if (!(tx_desc->flags & DP_TX_DESC_FLAG_ALLOCATED) ||
  2721. !(tx_desc->flags & DP_TX_DESC_FLAG_QUEUED_TX)) {
  2722. QDF_TRACE(QDF_MODULE_ID_DP,
  2723. QDF_TRACE_LEVEL_FATAL,
  2724. "Txdesc invalid, flgs = %x,id = %d",
  2725. tx_desc->flags, tx_desc_id);
  2726. qdf_assert_always(0);
  2727. }
  2728. /* First ring descriptor on the cycle */
  2729. if (!head_desc) {
  2730. head_desc = tx_desc;
  2731. tail_desc = tx_desc;
  2732. }
  2733. tail_desc->next = tx_desc;
  2734. tx_desc->next = NULL;
  2735. tail_desc = tx_desc;
  2736. /* Collect hw completion contents */
  2737. hal_tx_comp_desc_sync(tx_comp_hal_desc,
  2738. &tx_desc->comp, 1);
  2739. }
  2740. num_processed += !(count & DP_TX_NAPI_BUDGET_DIV_MASK);
  2741. /*
  2742. * Processed packet count is more than given quota
  2743. * stop to processing
  2744. */
  2745. if ((num_processed >= quota))
  2746. break;
  2747. count++;
  2748. }
  2749. hal_srng_access_end(soc->hal_soc, hal_srng);
  2750. /* Process the reaped descriptors */
  2751. if (head_desc)
  2752. dp_tx_comp_process_desc_list(soc, head_desc);
  2753. return num_processed;
  2754. }
  2755. #ifdef CONVERGED_TDLS_ENABLE
  2756. /**
  2757. * dp_tx_non_std() - Allow the control-path SW to send data frames
  2758. *
  2759. * @data_vdev - which vdev should transmit the tx data frames
  2760. * @tx_spec - what non-standard handling to apply to the tx data frames
  2761. * @msdu_list - NULL-terminated list of tx MSDUs
  2762. *
  2763. * Return: NULL on success,
  2764. * nbuf when it fails to send
  2765. */
  2766. qdf_nbuf_t dp_tx_non_std(struct cdp_vdev *vdev_handle,
  2767. enum ol_tx_spec tx_spec, qdf_nbuf_t msdu_list)
  2768. {
  2769. struct dp_vdev *vdev = (struct dp_vdev *) vdev_handle;
  2770. if (tx_spec & OL_TX_SPEC_NO_FREE)
  2771. vdev->is_tdls_frame = true;
  2772. return dp_tx_send(vdev_handle, msdu_list);
  2773. }
  2774. #endif
  2775. /**
  2776. * dp_tx_vdev_attach() - attach vdev to dp tx
  2777. * @vdev: virtual device instance
  2778. *
  2779. * Return: QDF_STATUS_SUCCESS: success
  2780. * QDF_STATUS_E_RESOURCES: Error return
  2781. */
  2782. QDF_STATUS dp_tx_vdev_attach(struct dp_vdev *vdev)
  2783. {
  2784. /*
  2785. * Fill HTT TCL Metadata with Vdev ID and MAC ID
  2786. */
  2787. HTT_TX_TCL_METADATA_TYPE_SET(vdev->htt_tcl_metadata,
  2788. HTT_TCL_METADATA_TYPE_VDEV_BASED);
  2789. HTT_TX_TCL_METADATA_VDEV_ID_SET(vdev->htt_tcl_metadata,
  2790. vdev->vdev_id);
  2791. HTT_TX_TCL_METADATA_PDEV_ID_SET(vdev->htt_tcl_metadata,
  2792. DP_SW2HW_MACID(vdev->pdev->pdev_id));
  2793. /*
  2794. * Set HTT Extension Valid bit to 0 by default
  2795. */
  2796. HTT_TX_TCL_METADATA_VALID_HTT_SET(vdev->htt_tcl_metadata, 0);
  2797. dp_tx_vdev_update_search_flags(vdev);
  2798. return QDF_STATUS_SUCCESS;
  2799. }
  2800. #ifdef FEATURE_WDS
  2801. static inline bool dp_tx_da_search_override(struct dp_vdev *vdev)
  2802. {
  2803. struct dp_soc *soc = vdev->pdev->soc;
  2804. /*
  2805. * If AST index override support is available (HKv2 etc),
  2806. * DA search flag be enabled always
  2807. *
  2808. * If AST index override support is not available (HKv1),
  2809. * DA search flag should be used for all modes except QWRAP
  2810. */
  2811. if (soc->ast_override_support || !vdev->proxysta_vdev)
  2812. return true;
  2813. return false;
  2814. }
  2815. #else
  2816. static inline bool dp_tx_da_search_override(struct dp_vdev *vdev)
  2817. {
  2818. return false;
  2819. }
  2820. #endif
  2821. /**
  2822. * dp_tx_vdev_update_search_flags() - Update vdev flags as per opmode
  2823. * @vdev: virtual device instance
  2824. *
  2825. * Return: void
  2826. *
  2827. */
  2828. void dp_tx_vdev_update_search_flags(struct dp_vdev *vdev)
  2829. {
  2830. struct dp_soc *soc = vdev->pdev->soc;
  2831. /*
  2832. * Enable both AddrY (SA based search) and AddrX (Da based search)
  2833. * for TDLS link
  2834. *
  2835. * Enable AddrY (SA based search) only for non-WDS STA and
  2836. * ProxySTA VAP (in HKv1) modes.
  2837. *
  2838. * In all other VAP modes, only DA based search should be
  2839. * enabled
  2840. */
  2841. if (vdev->opmode == wlan_op_mode_sta &&
  2842. vdev->tdls_link_connected)
  2843. vdev->hal_desc_addr_search_flags =
  2844. (HAL_TX_DESC_ADDRX_EN | HAL_TX_DESC_ADDRY_EN);
  2845. else if ((vdev->opmode == wlan_op_mode_sta) &&
  2846. !dp_tx_da_search_override(vdev))
  2847. vdev->hal_desc_addr_search_flags = HAL_TX_DESC_ADDRY_EN;
  2848. else
  2849. vdev->hal_desc_addr_search_flags = HAL_TX_DESC_ADDRX_EN;
  2850. /* Set search type only when peer map v2 messaging is enabled
  2851. * as we will have the search index (AST hash) only when v2 is
  2852. * enabled
  2853. */
  2854. if (soc->is_peer_map_unmap_v2 && vdev->opmode == wlan_op_mode_sta)
  2855. vdev->search_type = HAL_TX_ADDR_INDEX_SEARCH;
  2856. else
  2857. vdev->search_type = HAL_TX_ADDR_SEARCH_DEFAULT;
  2858. }
  2859. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  2860. static void dp_tx_desc_flush(struct dp_vdev *vdev)
  2861. {
  2862. }
  2863. #else /* QCA_LL_TX_FLOW_CONTROL_V2! */
  2864. /* dp_tx_desc_flush() - release resources associated
  2865. * to tx_desc
  2866. * @vdev: virtual device instance
  2867. *
  2868. * This function will free all outstanding Tx buffers,
  2869. * including ME buffer for which either free during
  2870. * completion didn't happened or completion is not
  2871. * received.
  2872. */
  2873. static void dp_tx_desc_flush(struct dp_vdev *vdev)
  2874. {
  2875. uint8_t i, num_pool;
  2876. uint32_t j;
  2877. uint32_t num_desc;
  2878. struct dp_soc *soc = vdev->pdev->soc;
  2879. struct dp_tx_desc_s *tx_desc = NULL;
  2880. struct dp_tx_desc_pool_s *tx_desc_pool = NULL;
  2881. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  2882. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  2883. for (i = 0; i < num_pool; i++) {
  2884. for (j = 0; j < num_desc; j++) {
  2885. tx_desc_pool = &((soc)->tx_desc[(i)]);
  2886. if (tx_desc_pool &&
  2887. tx_desc_pool->desc_pages.cacheable_pages) {
  2888. tx_desc = dp_tx_desc_find(soc, i,
  2889. (j & DP_TX_DESC_ID_PAGE_MASK) >>
  2890. DP_TX_DESC_ID_PAGE_OS,
  2891. (j & DP_TX_DESC_ID_OFFSET_MASK) >>
  2892. DP_TX_DESC_ID_OFFSET_OS);
  2893. if (tx_desc && (tx_desc->vdev == vdev) &&
  2894. (tx_desc->flags & DP_TX_DESC_FLAG_ALLOCATED)) {
  2895. dp_tx_comp_free_buf(soc, tx_desc);
  2896. dp_tx_desc_release(tx_desc, i);
  2897. }
  2898. }
  2899. }
  2900. }
  2901. }
  2902. #endif /* !QCA_LL_TX_FLOW_CONTROL_V2 */
  2903. /**
  2904. * dp_tx_vdev_detach() - detach vdev from dp tx
  2905. * @vdev: virtual device instance
  2906. *
  2907. * Return: QDF_STATUS_SUCCESS: success
  2908. * QDF_STATUS_E_RESOURCES: Error return
  2909. */
  2910. QDF_STATUS dp_tx_vdev_detach(struct dp_vdev *vdev)
  2911. {
  2912. dp_tx_desc_flush(vdev);
  2913. return QDF_STATUS_SUCCESS;
  2914. }
  2915. /**
  2916. * dp_tx_pdev_attach() - attach pdev to dp tx
  2917. * @pdev: physical device instance
  2918. *
  2919. * Return: QDF_STATUS_SUCCESS: success
  2920. * QDF_STATUS_E_RESOURCES: Error return
  2921. */
  2922. QDF_STATUS dp_tx_pdev_attach(struct dp_pdev *pdev)
  2923. {
  2924. struct dp_soc *soc = pdev->soc;
  2925. /* Initialize Flow control counters */
  2926. qdf_atomic_init(&pdev->num_tx_exception);
  2927. qdf_atomic_init(&pdev->num_tx_outstanding);
  2928. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2929. /* Initialize descriptors in TCL Ring */
  2930. hal_tx_init_data_ring(soc->hal_soc,
  2931. soc->tcl_data_ring[pdev->pdev_id].hal_srng);
  2932. }
  2933. return QDF_STATUS_SUCCESS;
  2934. }
  2935. /**
  2936. * dp_tx_pdev_detach() - detach pdev from dp tx
  2937. * @pdev: physical device instance
  2938. *
  2939. * Return: QDF_STATUS_SUCCESS: success
  2940. * QDF_STATUS_E_RESOURCES: Error return
  2941. */
  2942. QDF_STATUS dp_tx_pdev_detach(struct dp_pdev *pdev)
  2943. {
  2944. dp_tx_me_exit(pdev);
  2945. return QDF_STATUS_SUCCESS;
  2946. }
  2947. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  2948. /* Pools will be allocated dynamically */
  2949. static int dp_tx_alloc_static_pools(struct dp_soc *soc, int num_pool,
  2950. int num_desc)
  2951. {
  2952. uint8_t i;
  2953. for (i = 0; i < num_pool; i++) {
  2954. qdf_spinlock_create(&soc->tx_desc[i].flow_pool_lock);
  2955. soc->tx_desc[i].status = FLOW_POOL_INACTIVE;
  2956. }
  2957. return 0;
  2958. }
  2959. static void dp_tx_delete_static_pools(struct dp_soc *soc, int num_pool)
  2960. {
  2961. uint8_t i;
  2962. for (i = 0; i < num_pool; i++)
  2963. qdf_spinlock_destroy(&soc->tx_desc[i].flow_pool_lock);
  2964. }
  2965. #else /* QCA_LL_TX_FLOW_CONTROL_V2! */
  2966. static int dp_tx_alloc_static_pools(struct dp_soc *soc, int num_pool,
  2967. int num_desc)
  2968. {
  2969. uint8_t i;
  2970. /* Allocate software Tx descriptor pools */
  2971. for (i = 0; i < num_pool; i++) {
  2972. if (dp_tx_desc_pool_alloc(soc, i, num_desc)) {
  2973. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2974. "%s Tx Desc Pool alloc %d failed %pK",
  2975. __func__, i, soc);
  2976. return ENOMEM;
  2977. }
  2978. }
  2979. return 0;
  2980. }
  2981. static void dp_tx_delete_static_pools(struct dp_soc *soc, int num_pool)
  2982. {
  2983. uint8_t i;
  2984. for (i = 0; i < num_pool; i++) {
  2985. qdf_assert_always(!soc->tx_desc[i].num_allocated);
  2986. if (dp_tx_desc_pool_free(soc, i)) {
  2987. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2988. "%s Tx Desc Pool Free failed", __func__);
  2989. }
  2990. }
  2991. }
  2992. #endif /* !QCA_LL_TX_FLOW_CONTROL_V2 */
  2993. #ifndef QCA_MEM_ATTACH_ON_WIFI3
  2994. /**
  2995. * dp_tso_attach_wifi3() - TSO attach handler
  2996. * @txrx_soc: Opaque Dp handle
  2997. *
  2998. * Reserve TSO descriptor buffers
  2999. *
  3000. * Return: QDF_STATUS_E_FAILURE on failure or
  3001. * QDF_STATUS_SUCCESS on success
  3002. */
  3003. static
  3004. QDF_STATUS dp_tso_attach_wifi3(void *txrx_soc)
  3005. {
  3006. return dp_tso_soc_attach(txrx_soc);
  3007. }
  3008. /**
  3009. * dp_tso_detach_wifi3() - TSO Detach handler
  3010. * @txrx_soc: Opaque Dp handle
  3011. *
  3012. * Deallocate TSO descriptor buffers
  3013. *
  3014. * Return: QDF_STATUS_E_FAILURE on failure or
  3015. * QDF_STATUS_SUCCESS on success
  3016. */
  3017. static
  3018. QDF_STATUS dp_tso_detach_wifi3(void *txrx_soc)
  3019. {
  3020. return dp_tso_soc_detach(txrx_soc);
  3021. }
  3022. #else
  3023. static
  3024. QDF_STATUS dp_tso_attach_wifi3(void *txrx_soc)
  3025. {
  3026. return QDF_STATUS_SUCCESS;
  3027. }
  3028. static
  3029. QDF_STATUS dp_tso_detach_wifi3(void *txrx_soc)
  3030. {
  3031. return QDF_STATUS_SUCCESS;
  3032. }
  3033. #endif
  3034. QDF_STATUS dp_tso_soc_detach(void *txrx_soc)
  3035. {
  3036. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3037. uint8_t i;
  3038. uint8_t num_pool;
  3039. uint32_t num_desc;
  3040. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  3041. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3042. for (i = 0; i < num_pool; i++)
  3043. dp_tx_tso_desc_pool_free(soc, i);
  3044. dp_info("%s TSO Desc Pool %d Free descs = %d",
  3045. __func__, num_pool, num_desc);
  3046. for (i = 0; i < num_pool; i++)
  3047. dp_tx_tso_num_seg_pool_free(soc, i);
  3048. dp_info("%s TSO Num of seg Desc Pool %d Free descs = %d",
  3049. __func__, num_pool, num_desc);
  3050. return QDF_STATUS_SUCCESS;
  3051. }
  3052. /**
  3053. * dp_tso_attach() - TSO attach handler
  3054. * @txrx_soc: Opaque Dp handle
  3055. *
  3056. * Reserve TSO descriptor buffers
  3057. *
  3058. * Return: QDF_STATUS_E_FAILURE on failure or
  3059. * QDF_STATUS_SUCCESS on success
  3060. */
  3061. QDF_STATUS dp_tso_soc_attach(void *txrx_soc)
  3062. {
  3063. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3064. uint8_t i;
  3065. uint8_t num_pool;
  3066. uint32_t num_desc;
  3067. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  3068. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3069. for (i = 0; i < num_pool; i++) {
  3070. if (dp_tx_tso_desc_pool_alloc(soc, i, num_desc)) {
  3071. dp_err("TSO Desc Pool alloc %d failed %pK",
  3072. i, soc);
  3073. return QDF_STATUS_E_FAILURE;
  3074. }
  3075. }
  3076. dp_info("%s TSO Desc Alloc %d, descs = %d",
  3077. __func__, num_pool, num_desc);
  3078. for (i = 0; i < num_pool; i++) {
  3079. if (dp_tx_tso_num_seg_pool_alloc(soc, i, num_desc)) {
  3080. dp_err("TSO Num of seg Pool alloc %d failed %pK",
  3081. i, soc);
  3082. return QDF_STATUS_E_FAILURE;
  3083. }
  3084. }
  3085. return QDF_STATUS_SUCCESS;
  3086. }
  3087. /**
  3088. * dp_tx_soc_detach() - detach soc from dp tx
  3089. * @soc: core txrx main context
  3090. *
  3091. * This function will detach dp tx into main device context
  3092. * will free dp tx resource and initialize resources
  3093. *
  3094. * Return: QDF_STATUS_SUCCESS: success
  3095. * QDF_STATUS_E_RESOURCES: Error return
  3096. */
  3097. QDF_STATUS dp_tx_soc_detach(struct dp_soc *soc)
  3098. {
  3099. uint8_t num_pool;
  3100. uint16_t num_desc;
  3101. uint16_t num_ext_desc;
  3102. uint8_t i;
  3103. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3104. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  3105. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3106. num_ext_desc = wlan_cfg_get_num_tx_ext_desc(soc->wlan_cfg_ctx);
  3107. dp_tx_flow_control_deinit(soc);
  3108. dp_tx_delete_static_pools(soc, num_pool);
  3109. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3110. "%s Tx Desc Pool Free num_pool = %d, descs = %d",
  3111. __func__, num_pool, num_desc);
  3112. for (i = 0; i < num_pool; i++) {
  3113. if (dp_tx_ext_desc_pool_free(soc, i)) {
  3114. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3115. "%s Tx Ext Desc Pool Free failed",
  3116. __func__);
  3117. return QDF_STATUS_E_RESOURCES;
  3118. }
  3119. }
  3120. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3121. "%s MSDU Ext Desc Pool %d Free descs = %d",
  3122. __func__, num_pool, num_ext_desc);
  3123. status = dp_tso_detach_wifi3(soc);
  3124. if (status != QDF_STATUS_SUCCESS)
  3125. return status;
  3126. return QDF_STATUS_SUCCESS;
  3127. }
  3128. /**
  3129. * dp_tx_soc_attach() - attach soc to dp tx
  3130. * @soc: core txrx main context
  3131. *
  3132. * This function will attach dp tx into main device context
  3133. * will allocate dp tx resource and initialize resources
  3134. *
  3135. * Return: QDF_STATUS_SUCCESS: success
  3136. * QDF_STATUS_E_RESOURCES: Error return
  3137. */
  3138. QDF_STATUS dp_tx_soc_attach(struct dp_soc *soc)
  3139. {
  3140. uint8_t i;
  3141. uint8_t num_pool;
  3142. uint32_t num_desc;
  3143. uint32_t num_ext_desc;
  3144. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3145. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  3146. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3147. num_ext_desc = wlan_cfg_get_num_tx_ext_desc(soc->wlan_cfg_ctx);
  3148. if (dp_tx_alloc_static_pools(soc, num_pool, num_desc))
  3149. goto fail;
  3150. dp_tx_flow_control_init(soc);
  3151. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3152. "%s Tx Desc Alloc num_pool = %d, descs = %d",
  3153. __func__, num_pool, num_desc);
  3154. /* Allocate extension tx descriptor pools */
  3155. for (i = 0; i < num_pool; i++) {
  3156. if (dp_tx_ext_desc_pool_alloc(soc, i, num_ext_desc)) {
  3157. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3158. "MSDU Ext Desc Pool alloc %d failed %pK",
  3159. i, soc);
  3160. goto fail;
  3161. }
  3162. }
  3163. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3164. "%s MSDU Ext Desc Alloc %d, descs = %d",
  3165. __func__, num_pool, num_ext_desc);
  3166. status = dp_tso_attach_wifi3((void *)soc);
  3167. if (status != QDF_STATUS_SUCCESS)
  3168. goto fail;
  3169. /* Initialize descriptors in TCL Rings */
  3170. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3171. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3172. hal_tx_init_data_ring(soc->hal_soc,
  3173. soc->tcl_data_ring[i].hal_srng);
  3174. }
  3175. }
  3176. /*
  3177. * todo - Add a runtime config option to enable this.
  3178. */
  3179. /*
  3180. * Due to multiple issues on NPR EMU, enable it selectively
  3181. * only for NPR EMU, should be removed, once NPR platforms
  3182. * are stable.
  3183. */
  3184. soc->process_tx_status = CONFIG_PROCESS_TX_STATUS;
  3185. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3186. "%s HAL Tx init Success", __func__);
  3187. return QDF_STATUS_SUCCESS;
  3188. fail:
  3189. /* Detach will take care of freeing only allocated resources */
  3190. dp_tx_soc_detach(soc);
  3191. return QDF_STATUS_E_RESOURCES;
  3192. }
  3193. /*
  3194. * dp_tx_me_mem_free(): Function to free allocated memory in mcast enahncement
  3195. * pdev: pointer to DP PDEV structure
  3196. * seg_info_head: Pointer to the head of list
  3197. *
  3198. * return: void
  3199. */
  3200. static void dp_tx_me_mem_free(struct dp_pdev *pdev,
  3201. struct dp_tx_seg_info_s *seg_info_head)
  3202. {
  3203. struct dp_tx_me_buf_t *mc_uc_buf;
  3204. struct dp_tx_seg_info_s *seg_info_new = NULL;
  3205. qdf_nbuf_t nbuf = NULL;
  3206. uint64_t phy_addr;
  3207. while (seg_info_head) {
  3208. nbuf = seg_info_head->nbuf;
  3209. mc_uc_buf = (struct dp_tx_me_buf_t *)
  3210. seg_info_head->frags[0].vaddr;
  3211. phy_addr = seg_info_head->frags[0].paddr_hi;
  3212. phy_addr = (phy_addr << 32) | seg_info_head->frags[0].paddr_lo;
  3213. qdf_mem_unmap_nbytes_single(pdev->soc->osdev,
  3214. phy_addr,
  3215. QDF_DMA_TO_DEVICE , DP_MAC_ADDR_LEN);
  3216. dp_tx_me_free_buf(pdev, mc_uc_buf);
  3217. qdf_nbuf_free(nbuf);
  3218. seg_info_new = seg_info_head;
  3219. seg_info_head = seg_info_head->next;
  3220. qdf_mem_free(seg_info_new);
  3221. }
  3222. }
  3223. /**
  3224. * dp_tx_me_send_convert_ucast(): function to convert multicast to unicast
  3225. * @vdev: DP VDEV handle
  3226. * @nbuf: Multicast nbuf
  3227. * @newmac: Table of the clients to which packets have to be sent
  3228. * @new_mac_cnt: No of clients
  3229. *
  3230. * return: no of converted packets
  3231. */
  3232. uint16_t
  3233. dp_tx_me_send_convert_ucast(struct cdp_vdev *vdev_handle, qdf_nbuf_t nbuf,
  3234. uint8_t newmac[][DP_MAC_ADDR_LEN], uint8_t new_mac_cnt)
  3235. {
  3236. struct dp_vdev *vdev = (struct dp_vdev *) vdev_handle;
  3237. struct dp_pdev *pdev = vdev->pdev;
  3238. struct ether_header *eh;
  3239. uint8_t *data;
  3240. uint16_t len;
  3241. /* reference to frame dst addr */
  3242. uint8_t *dstmac;
  3243. /* copy of original frame src addr */
  3244. uint8_t srcmac[DP_MAC_ADDR_LEN];
  3245. /* local index into newmac */
  3246. uint8_t new_mac_idx = 0;
  3247. struct dp_tx_me_buf_t *mc_uc_buf;
  3248. qdf_nbuf_t nbuf_clone;
  3249. struct dp_tx_msdu_info_s msdu_info;
  3250. struct dp_tx_seg_info_s *seg_info_head = NULL;
  3251. struct dp_tx_seg_info_s *seg_info_tail = NULL;
  3252. struct dp_tx_seg_info_s *seg_info_new;
  3253. struct dp_tx_frag_info_s data_frag;
  3254. qdf_dma_addr_t paddr_data;
  3255. qdf_dma_addr_t paddr_mcbuf = 0;
  3256. uint8_t empty_entry_mac[DP_MAC_ADDR_LEN] = {0};
  3257. QDF_STATUS status;
  3258. qdf_mem_set(&msdu_info, sizeof(msdu_info), 0x0);
  3259. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  3260. eh = (struct ether_header *) nbuf;
  3261. qdf_mem_copy(srcmac, eh->ether_shost, DP_MAC_ADDR_LEN);
  3262. len = qdf_nbuf_len(nbuf);
  3263. data = qdf_nbuf_data(nbuf);
  3264. status = qdf_nbuf_map(vdev->osdev, nbuf,
  3265. QDF_DMA_TO_DEVICE);
  3266. if (status) {
  3267. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3268. "Mapping failure Error:%d", status);
  3269. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_map_error, 1);
  3270. qdf_nbuf_free(nbuf);
  3271. return 1;
  3272. }
  3273. paddr_data = qdf_nbuf_get_frag_paddr(nbuf, 0) + IEEE80211_ADDR_LEN;
  3274. /*preparing data fragment*/
  3275. data_frag.vaddr = qdf_nbuf_data(nbuf) + IEEE80211_ADDR_LEN;
  3276. data_frag.paddr_lo = (uint32_t)paddr_data;
  3277. data_frag.paddr_hi = (((uint64_t) paddr_data) >> 32);
  3278. data_frag.len = len - DP_MAC_ADDR_LEN;
  3279. for (new_mac_idx = 0; new_mac_idx < new_mac_cnt; new_mac_idx++) {
  3280. dstmac = newmac[new_mac_idx];
  3281. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3282. "added mac addr (%pM)", dstmac);
  3283. /* Check for NULL Mac Address */
  3284. if (!qdf_mem_cmp(dstmac, empty_entry_mac, DP_MAC_ADDR_LEN))
  3285. continue;
  3286. /* frame to self mac. skip */
  3287. if (!qdf_mem_cmp(dstmac, srcmac, DP_MAC_ADDR_LEN))
  3288. continue;
  3289. /*
  3290. * TODO: optimize to avoid malloc in per-packet path
  3291. * For eg. seg_pool can be made part of vdev structure
  3292. */
  3293. seg_info_new = qdf_mem_malloc(sizeof(*seg_info_new));
  3294. if (!seg_info_new) {
  3295. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3296. "alloc failed");
  3297. DP_STATS_INC(vdev, tx_i.mcast_en.fail_seg_alloc, 1);
  3298. goto fail_seg_alloc;
  3299. }
  3300. mc_uc_buf = dp_tx_me_alloc_buf(pdev);
  3301. if (mc_uc_buf == NULL)
  3302. goto fail_buf_alloc;
  3303. /*
  3304. * TODO: Check if we need to clone the nbuf
  3305. * Or can we just use the reference for all cases
  3306. */
  3307. if (new_mac_idx < (new_mac_cnt - 1)) {
  3308. nbuf_clone = qdf_nbuf_clone((qdf_nbuf_t)nbuf);
  3309. if (nbuf_clone == NULL) {
  3310. DP_STATS_INC(vdev, tx_i.mcast_en.clone_fail, 1);
  3311. goto fail_clone;
  3312. }
  3313. } else {
  3314. /*
  3315. * Update the ref
  3316. * to account for frame sent without cloning
  3317. */
  3318. qdf_nbuf_ref(nbuf);
  3319. nbuf_clone = nbuf;
  3320. }
  3321. qdf_mem_copy(mc_uc_buf->data, dstmac, DP_MAC_ADDR_LEN);
  3322. status = qdf_mem_map_nbytes_single(vdev->osdev, mc_uc_buf->data,
  3323. QDF_DMA_TO_DEVICE, DP_MAC_ADDR_LEN,
  3324. &paddr_mcbuf);
  3325. if (status) {
  3326. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3327. "Mapping failure Error:%d", status);
  3328. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_map_error, 1);
  3329. goto fail_map;
  3330. }
  3331. seg_info_new->frags[0].vaddr = (uint8_t *)mc_uc_buf;
  3332. seg_info_new->frags[0].paddr_lo = (uint32_t) paddr_mcbuf;
  3333. seg_info_new->frags[0].paddr_hi =
  3334. ((uint64_t) paddr_mcbuf >> 32);
  3335. seg_info_new->frags[0].len = DP_MAC_ADDR_LEN;
  3336. seg_info_new->frags[1] = data_frag;
  3337. seg_info_new->nbuf = nbuf_clone;
  3338. seg_info_new->frag_cnt = 2;
  3339. seg_info_new->total_len = len;
  3340. seg_info_new->next = NULL;
  3341. if (seg_info_head == NULL)
  3342. seg_info_head = seg_info_new;
  3343. else
  3344. seg_info_tail->next = seg_info_new;
  3345. seg_info_tail = seg_info_new;
  3346. }
  3347. if (!seg_info_head) {
  3348. goto free_return;
  3349. }
  3350. msdu_info.u.sg_info.curr_seg = seg_info_head;
  3351. msdu_info.num_seg = new_mac_cnt;
  3352. msdu_info.frm_type = dp_tx_frm_me;
  3353. if (qdf_unlikely(vdev->mcast_enhancement_en > 0) &&
  3354. qdf_unlikely(pdev->hmmc_tid_override_en))
  3355. msdu_info.tid = pdev->hmmc_tid;
  3356. DP_STATS_INC(vdev, tx_i.mcast_en.ucast, new_mac_cnt);
  3357. dp_tx_send_msdu_multiple(vdev, nbuf, &msdu_info);
  3358. while (seg_info_head->next) {
  3359. seg_info_new = seg_info_head;
  3360. seg_info_head = seg_info_head->next;
  3361. qdf_mem_free(seg_info_new);
  3362. }
  3363. qdf_mem_free(seg_info_head);
  3364. qdf_nbuf_unmap(pdev->soc->osdev, nbuf, QDF_DMA_TO_DEVICE);
  3365. qdf_nbuf_free(nbuf);
  3366. return new_mac_cnt;
  3367. fail_map:
  3368. qdf_nbuf_free(nbuf_clone);
  3369. fail_clone:
  3370. dp_tx_me_free_buf(pdev, mc_uc_buf);
  3371. fail_buf_alloc:
  3372. qdf_mem_free(seg_info_new);
  3373. fail_seg_alloc:
  3374. dp_tx_me_mem_free(pdev, seg_info_head);
  3375. free_return:
  3376. qdf_nbuf_unmap(pdev->soc->osdev, nbuf, QDF_DMA_TO_DEVICE);
  3377. qdf_nbuf_free(nbuf);
  3378. return 1;
  3379. }