dp_main.c 265 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338833983408341834283438344834583468347834883498350835183528353835483558356835783588359836083618362836383648365836683678368836983708371837283738374837583768377837883798380838183828383838483858386838783888389839083918392839383948395839683978398839984008401840284038404840584068407840884098410841184128413841484158416841784188419842084218422842384248425842684278428842984308431843284338434843584368437843884398440844184428443844484458446844784488449845084518452845384548455845684578458845984608461846284638464846584668467846884698470847184728473847484758476847784788479848084818482848384848485848684878488848984908491849284938494849584968497849884998500850185028503850485058506850785088509851085118512851385148515851685178518851985208521852285238524852585268527852885298530853185328533853485358536853785388539854085418542854385448545854685478548854985508551855285538554855585568557855885598560856185628563856485658566856785688569857085718572857385748575857685778578857985808581858285838584858585868587858885898590859185928593859485958596859785988599860086018602860386048605860686078608860986108611861286138614861586168617861886198620862186228623862486258626862786288629863086318632863386348635863686378638863986408641864286438644864586468647864886498650865186528653865486558656865786588659866086618662866386648665866686678668866986708671867286738674867586768677867886798680868186828683868486858686868786888689869086918692869386948695869686978698869987008701870287038704870587068707870887098710871187128713871487158716871787188719872087218722872387248725872687278728872987308731873287338734873587368737873887398740874187428743874487458746874787488749875087518752875387548755875687578758875987608761876287638764876587668767876887698770877187728773877487758776877787788779878087818782878387848785878687878788878987908791879287938794879587968797879887998800880188028803880488058806880788088809881088118812881388148815881688178818881988208821882288238824882588268827882888298830883188328833883488358836883788388839884088418842884388448845884688478848884988508851885288538854885588568857885888598860886188628863886488658866886788688869887088718872887388748875887688778878887988808881888288838884888588868887888888898890889188928893889488958896889788988899890089018902890389048905890689078908890989108911891289138914891589168917891889198920892189228923892489258926892789288929893089318932893389348935893689378938893989408941894289438944894589468947894889498950895189528953895489558956895789588959896089618962896389648965896689678968896989708971897289738974897589768977897889798980898189828983898489858986898789888989899089918992899389948995899689978998899990009001900290039004900590069007900890099010901190129013901490159016901790189019902090219022902390249025902690279028902990309031903290339034903590369037903890399040904190429043904490459046904790489049905090519052905390549055905690579058905990609061906290639064906590669067906890699070907190729073907490759076907790789079908090819082908390849085908690879088908990909091909290939094909590969097909890999100910191029103910491059106910791089109911091119112911391149115911691179118911991209121912291239124912591269127912891299130913191329133913491359136913791389139914091419142914391449145914691479148914991509151915291539154915591569157915891599160916191629163916491659166916791689169917091719172917391749175917691779178917991809181918291839184918591869187918891899190919191929193919491959196919791989199920092019202920392049205920692079208920992109211921292139214921592169217921892199220922192229223922492259226922792289229923092319232923392349235923692379238923992409241924292439244924592469247924892499250925192529253925492559256925792589259926092619262926392649265926692679268926992709271927292739274927592769277927892799280928192829283928492859286928792889289929092919292929392949295929692979298929993009301930293039304930593069307930893099310931193129313931493159316931793189319932093219322932393249325932693279328932993309331933293339334933593369337933893399340934193429343934493459346934793489349935093519352935393549355935693579358935993609361936293639364936593669367936893699370937193729373937493759376937793789379938093819382938393849385938693879388938993909391939293939394939593969397939893999400940194029403940494059406940794089409941094119412941394149415941694179418941994209421942294239424942594269427942894299430943194329433943494359436943794389439944094419442944394449445944694479448944994509451945294539454945594569457945894599460946194629463946494659466946794689469947094719472947394749475947694779478947994809481948294839484948594869487948894899490949194929493949494959496949794989499950095019502950395049505950695079508950995109511951295139514951595169517951895199520952195229523952495259526952795289529953095319532953395349535953695379538953995409541954295439544954595469547954895499550955195529553955495559556955795589559956095619562956395649565956695679568956995709571957295739574957595769577957895799580958195829583958495859586958795889589959095919592959395949595959695979598959996009601960296039604960596069607960896099610961196129613961496159616961796189619962096219622962396249625962696279628962996309631963296339634963596369637963896399640964196429643964496459646964796489649965096519652965396549655965696579658965996609661966296639664966596669667966896699670
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include <cdp_txrx_handle.h>
  36. #include <wlan_cfg.h>
  37. #include "cdp_txrx_cmn_struct.h"
  38. #include "cdp_txrx_stats_struct.h"
  39. #include "cdp_txrx_cmn_reg.h"
  40. #include <qdf_util.h>
  41. #include "dp_peer.h"
  42. #include "dp_rx_mon.h"
  43. #include "htt_stats.h"
  44. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  45. #include "cfg_ucfg_api.h"
  46. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  47. #include "cdp_txrx_flow_ctrl_v2.h"
  48. #else
  49. static inline void
  50. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  51. {
  52. return;
  53. }
  54. #endif
  55. #include "dp_ipa.h"
  56. #include "dp_cal_client_api.h"
  57. #ifdef CONFIG_MCL
  58. extern int con_mode_monitor;
  59. #ifndef REMOVE_PKT_LOG
  60. #include <pktlog_ac_api.h>
  61. #include <pktlog_ac.h>
  62. #endif
  63. #endif
  64. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle);
  65. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  66. static struct dp_soc *
  67. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  68. struct ol_if_ops *ol_ops, uint16_t device_id);
  69. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  70. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  71. uint8_t *peer_mac_addr,
  72. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  73. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  74. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  75. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  76. #define DP_INTR_POLL_TIMER_MS 10
  77. /* Generic AST entry aging timer value */
  78. #define DP_AST_AGING_TIMER_DEFAULT_MS 1000
  79. /* WDS AST entry aging timer value */
  80. #define DP_WDS_AST_AGING_TIMER_DEFAULT_MS 120000
  81. #define DP_WDS_AST_AGING_TIMER_CNT \
  82. ((DP_WDS_AST_AGING_TIMER_DEFAULT_MS / DP_AST_AGING_TIMER_DEFAULT_MS) - 1)
  83. #define DP_MCS_LENGTH (6*MAX_MCS)
  84. #define DP_NSS_LENGTH (6*SS_COUNT)
  85. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  86. #define DP_MAX_INT_CONTEXTS_STRING_LENGTH (6 * WLAN_CFG_INT_NUM_CONTEXTS)
  87. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  88. #define DP_MAX_MCS_STRING_LEN 30
  89. #define DP_CURR_FW_STATS_AVAIL 19
  90. #define DP_HTT_DBG_EXT_STATS_MAX 256
  91. #define DP_MAX_SLEEP_TIME 100
  92. #ifdef IPA_OFFLOAD
  93. /* Exclude IPA rings from the interrupt context */
  94. #define TX_RING_MASK_VAL 0xb
  95. #define RX_RING_MASK_VAL 0x7
  96. #else
  97. #define TX_RING_MASK_VAL 0xF
  98. #define RX_RING_MASK_VAL 0xF
  99. #endif
  100. #define STR_MAXLEN 64
  101. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  102. /* PPDU stats mask sent to FW to enable enhanced stats */
  103. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  104. /* PPDU stats mask sent to FW to support debug sniffer feature */
  105. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  106. /* PPDU stats mask sent to FW to support BPR feature*/
  107. #define DP_PPDU_STATS_CFG_BPR 0x2000
  108. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  109. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  110. DP_PPDU_STATS_CFG_ENH_STATS)
  111. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  112. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  113. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  114. #define RNG_ERR "SRNG setup failed for"
  115. /**
  116. * default_dscp_tid_map - Default DSCP-TID mapping
  117. *
  118. * DSCP TID
  119. * 000000 0
  120. * 001000 1
  121. * 010000 2
  122. * 011000 3
  123. * 100000 4
  124. * 101000 5
  125. * 110000 6
  126. * 111000 7
  127. */
  128. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  129. 0, 0, 0, 0, 0, 0, 0, 0,
  130. 1, 1, 1, 1, 1, 1, 1, 1,
  131. 2, 2, 2, 2, 2, 2, 2, 2,
  132. 3, 3, 3, 3, 3, 3, 3, 3,
  133. 4, 4, 4, 4, 4, 4, 4, 4,
  134. 5, 5, 5, 5, 5, 5, 5, 5,
  135. 6, 6, 6, 6, 6, 6, 6, 6,
  136. 7, 7, 7, 7, 7, 7, 7, 7,
  137. };
  138. /*
  139. * struct dp_rate_debug
  140. *
  141. * @mcs_type: print string for a given mcs
  142. * @valid: valid mcs rate?
  143. */
  144. struct dp_rate_debug {
  145. char mcs_type[DP_MAX_MCS_STRING_LEN];
  146. uint8_t valid;
  147. };
  148. #define MCS_VALID 1
  149. #define MCS_INVALID 0
  150. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  151. {
  152. {"OFDM 48 Mbps", MCS_VALID},
  153. {"OFDM 24 Mbps", MCS_VALID},
  154. {"OFDM 12 Mbps", MCS_VALID},
  155. {"OFDM 6 Mbps ", MCS_VALID},
  156. {"OFDM 54 Mbps", MCS_VALID},
  157. {"OFDM 36 Mbps", MCS_VALID},
  158. {"OFDM 18 Mbps", MCS_VALID},
  159. {"OFDM 9 Mbps ", MCS_VALID},
  160. {"INVALID ", MCS_INVALID},
  161. {"INVALID ", MCS_INVALID},
  162. {"INVALID ", MCS_INVALID},
  163. {"INVALID ", MCS_INVALID},
  164. {"INVALID ", MCS_VALID},
  165. },
  166. {
  167. {"CCK 11 Mbps Long ", MCS_VALID},
  168. {"CCK 5.5 Mbps Long ", MCS_VALID},
  169. {"CCK 2 Mbps Long ", MCS_VALID},
  170. {"CCK 1 Mbps Long ", MCS_VALID},
  171. {"CCK 11 Mbps Short ", MCS_VALID},
  172. {"CCK 5.5 Mbps Short", MCS_VALID},
  173. {"CCK 2 Mbps Short ", MCS_VALID},
  174. {"INVALID ", MCS_INVALID},
  175. {"INVALID ", MCS_INVALID},
  176. {"INVALID ", MCS_INVALID},
  177. {"INVALID ", MCS_INVALID},
  178. {"INVALID ", MCS_INVALID},
  179. {"INVALID ", MCS_VALID},
  180. },
  181. {
  182. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  183. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  184. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  185. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  186. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  187. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  188. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  189. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  190. {"INVALID ", MCS_INVALID},
  191. {"INVALID ", MCS_INVALID},
  192. {"INVALID ", MCS_INVALID},
  193. {"INVALID ", MCS_INVALID},
  194. {"INVALID ", MCS_VALID},
  195. },
  196. {
  197. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  198. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  199. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  200. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  201. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  202. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  203. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  204. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  205. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  206. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  207. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  208. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  209. {"INVALID ", MCS_VALID},
  210. },
  211. {
  212. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  213. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  214. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  215. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  216. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  217. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  218. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  219. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  220. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  221. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  222. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  223. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  224. {"INVALID ", MCS_VALID},
  225. }
  226. };
  227. /**
  228. * dp_cpu_ring_map_type - dp tx cpu ring map
  229. * @DP_NSS_DEFAULT_MAP: Default mode with no NSS offloaded
  230. * @DP_NSS_FIRST_RADIO_OFFLOADED_MAP: Only First Radio is offloaded
  231. * @DP_NSS_SECOND_RADIO_OFFLOADED_MAP: Only second radio is offloaded
  232. * @DP_NSS_DBDC_OFFLOADED_MAP: Both radios are offloaded
  233. * @DP_NSS_DBTC_OFFLOADED_MAP: All three radios are offloaded
  234. * @DP_NSS_CPU_RING_MAP_MAX: Max cpu ring map val
  235. */
  236. enum dp_cpu_ring_map_types {
  237. DP_NSS_DEFAULT_MAP,
  238. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  239. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  240. DP_NSS_DBDC_OFFLOADED_MAP,
  241. DP_NSS_DBTC_OFFLOADED_MAP,
  242. DP_NSS_CPU_RING_MAP_MAX
  243. };
  244. /**
  245. * @brief Cpu to tx ring map
  246. */
  247. #ifdef CONFIG_WIN
  248. static uint8_t
  249. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  250. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  251. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  252. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  253. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  254. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  255. };
  256. #else
  257. static uint8_t
  258. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  259. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  260. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  261. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  262. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  263. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3}
  264. };
  265. #endif
  266. /**
  267. * @brief Select the type of statistics
  268. */
  269. enum dp_stats_type {
  270. STATS_FW = 0,
  271. STATS_HOST = 1,
  272. STATS_TYPE_MAX = 2,
  273. };
  274. /**
  275. * @brief General Firmware statistics options
  276. *
  277. */
  278. enum dp_fw_stats {
  279. TXRX_FW_STATS_INVALID = -1,
  280. };
  281. /**
  282. * dp_stats_mapping_table - Firmware and Host statistics
  283. * currently supported
  284. */
  285. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  286. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  287. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  288. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  289. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  290. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  291. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  292. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  293. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  294. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  295. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  296. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  297. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  298. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  299. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  300. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  301. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  302. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  303. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  304. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  305. /* Last ENUM for HTT FW STATS */
  306. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  307. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  308. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  309. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  310. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  311. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  312. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  313. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  314. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  315. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  316. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  317. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  318. };
  319. /* MCL specific functions */
  320. #ifdef CONFIG_MCL
  321. /**
  322. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  323. * @soc: pointer to dp_soc handle
  324. * @intr_ctx_num: interrupt context number for which mon mask is needed
  325. *
  326. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  327. * This function is returning 0, since in interrupt mode(softirq based RX),
  328. * we donot want to process monitor mode rings in a softirq.
  329. *
  330. * So, in case packet log is enabled for SAP/STA/P2P modes,
  331. * regular interrupt processing will not process monitor mode rings. It would be
  332. * done in a separate timer context.
  333. *
  334. * Return: 0
  335. */
  336. static inline
  337. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  338. {
  339. return 0;
  340. }
  341. /*
  342. * dp_service_mon_rings()- timer to reap monitor rings
  343. * reqd as we are not getting ppdu end interrupts
  344. * @arg: SoC Handle
  345. *
  346. * Return:
  347. *
  348. */
  349. static void dp_service_mon_rings(void *arg)
  350. {
  351. struct dp_soc *soc = (struct dp_soc *)arg;
  352. int ring = 0, work_done, mac_id;
  353. struct dp_pdev *pdev = NULL;
  354. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  355. pdev = soc->pdev_list[ring];
  356. if (!pdev)
  357. continue;
  358. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  359. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  360. pdev->pdev_id);
  361. work_done = dp_mon_process(soc, mac_for_pdev,
  362. QCA_NAPI_BUDGET);
  363. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  364. FL("Reaped %d descs from Monitor rings"),
  365. work_done);
  366. }
  367. }
  368. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  369. }
  370. #ifndef REMOVE_PKT_LOG
  371. /**
  372. * dp_pkt_log_init() - API to initialize packet log
  373. * @ppdev: physical device handle
  374. * @scn: HIF context
  375. *
  376. * Return: none
  377. */
  378. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  379. {
  380. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  381. if (handle->pkt_log_init) {
  382. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  383. "%s: Packet log not initialized", __func__);
  384. return;
  385. }
  386. pktlog_sethandle(&handle->pl_dev, scn);
  387. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  388. if (pktlogmod_init(scn)) {
  389. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  390. "%s: pktlogmod_init failed", __func__);
  391. handle->pkt_log_init = false;
  392. } else {
  393. handle->pkt_log_init = true;
  394. }
  395. }
  396. /**
  397. * dp_pkt_log_con_service() - connect packet log service
  398. * @ppdev: physical device handle
  399. * @scn: device context
  400. *
  401. * Return: none
  402. */
  403. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  404. {
  405. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  406. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  407. pktlog_htc_attach();
  408. }
  409. /**
  410. * dp_pktlogmod_exit() - API to cleanup pktlog info
  411. * @handle: Pdev handle
  412. *
  413. * Return: none
  414. */
  415. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  416. {
  417. void *scn = (void *)handle->soc->hif_handle;
  418. if (!scn) {
  419. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  420. "%s: Invalid hif(scn) handle", __func__);
  421. return;
  422. }
  423. pktlogmod_exit(scn);
  424. handle->pkt_log_init = false;
  425. }
  426. #endif
  427. #else
  428. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  429. /**
  430. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  431. * @soc: pointer to dp_soc handle
  432. * @intr_ctx_num: interrupt context number for which mon mask is needed
  433. *
  434. * Return: mon mask value
  435. */
  436. static inline
  437. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  438. {
  439. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  440. }
  441. #endif
  442. /**
  443. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  444. * @cdp_opaque_vdev: pointer to cdp_vdev
  445. *
  446. * Return: pointer to dp_vdev
  447. */
  448. static
  449. struct dp_vdev *dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  450. {
  451. return (struct dp_vdev *)cdp_opaque_vdev;
  452. }
  453. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  454. struct cdp_peer *peer_hdl,
  455. uint8_t *mac_addr,
  456. enum cdp_txrx_ast_entry_type type,
  457. uint32_t flags)
  458. {
  459. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  460. (struct dp_peer *)peer_hdl,
  461. mac_addr,
  462. type,
  463. flags);
  464. }
  465. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  466. void *ast_entry_hdl)
  467. {
  468. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  469. qdf_spin_lock_bh(&soc->ast_lock);
  470. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  471. (struct dp_ast_entry *)ast_entry_hdl);
  472. qdf_spin_unlock_bh(&soc->ast_lock);
  473. }
  474. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  475. struct cdp_peer *peer_hdl,
  476. uint8_t *wds_macaddr,
  477. uint32_t flags)
  478. {
  479. int status = -1;
  480. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  481. struct dp_ast_entry *ast_entry = NULL;
  482. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  483. qdf_spin_lock_bh(&soc->ast_lock);
  484. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  485. peer->vdev->pdev->pdev_id);
  486. if (ast_entry) {
  487. status = dp_peer_update_ast(soc,
  488. peer,
  489. ast_entry, flags);
  490. }
  491. qdf_spin_unlock_bh(&soc->ast_lock);
  492. return status;
  493. }
  494. /*
  495. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  496. * @soc_handle: Datapath SOC handle
  497. * @wds_macaddr: WDS entry MAC Address
  498. * Return: None
  499. */
  500. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  501. uint8_t *wds_macaddr, void *vdev_handle)
  502. {
  503. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  504. struct dp_ast_entry *ast_entry = NULL;
  505. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  506. qdf_spin_lock_bh(&soc->ast_lock);
  507. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  508. vdev->pdev->pdev_id);
  509. if (ast_entry) {
  510. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  511. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF) &&
  512. (ast_entry->type != CDP_TXRX_AST_TYPE_STA_BSS)) {
  513. ast_entry->is_active = TRUE;
  514. }
  515. }
  516. qdf_spin_unlock_bh(&soc->ast_lock);
  517. }
  518. /*
  519. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  520. * @soc: Datapath SOC handle
  521. *
  522. * Return: None
  523. */
  524. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  525. void *vdev_hdl)
  526. {
  527. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  528. struct dp_pdev *pdev;
  529. struct dp_vdev *vdev;
  530. struct dp_peer *peer;
  531. struct dp_ast_entry *ase, *temp_ase;
  532. int i;
  533. qdf_spin_lock_bh(&soc->ast_lock);
  534. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  535. pdev = soc->pdev_list[i];
  536. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  537. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  538. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  539. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  540. if ((ase->type ==
  541. CDP_TXRX_AST_TYPE_STATIC) ||
  542. (ase->type ==
  543. CDP_TXRX_AST_TYPE_SELF) ||
  544. (ase->type ==
  545. CDP_TXRX_AST_TYPE_STA_BSS))
  546. continue;
  547. ase->is_active = TRUE;
  548. }
  549. }
  550. }
  551. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  552. }
  553. qdf_spin_unlock_bh(&soc->ast_lock);
  554. }
  555. /*
  556. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  557. * @soc: Datapath SOC handle
  558. *
  559. * Return: None
  560. */
  561. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  562. {
  563. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  564. struct dp_pdev *pdev;
  565. struct dp_vdev *vdev;
  566. struct dp_peer *peer;
  567. struct dp_ast_entry *ase, *temp_ase;
  568. int i;
  569. qdf_spin_lock_bh(&soc->ast_lock);
  570. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  571. pdev = soc->pdev_list[i];
  572. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  573. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  574. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  575. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  576. if ((ase->type ==
  577. CDP_TXRX_AST_TYPE_STATIC) ||
  578. (ase->type ==
  579. CDP_TXRX_AST_TYPE_SELF) ||
  580. (ase->type ==
  581. CDP_TXRX_AST_TYPE_STA_BSS))
  582. continue;
  583. dp_peer_del_ast(soc, ase);
  584. }
  585. }
  586. }
  587. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  588. }
  589. qdf_spin_unlock_bh(&soc->ast_lock);
  590. }
  591. static void *dp_peer_ast_hash_find_soc_wifi3(struct cdp_soc_t *soc_hdl,
  592. uint8_t *ast_mac_addr)
  593. {
  594. struct dp_ast_entry *ast_entry;
  595. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  596. qdf_spin_lock_bh(&soc->ast_lock);
  597. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  598. qdf_spin_unlock_bh(&soc->ast_lock);
  599. return (void *)ast_entry;
  600. }
  601. static void *dp_peer_ast_hash_find_by_pdevid_wifi3(struct cdp_soc_t *soc_hdl,
  602. uint8_t *ast_mac_addr,
  603. uint8_t pdev_id)
  604. {
  605. struct dp_ast_entry *ast_entry;
  606. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  607. qdf_spin_lock_bh(&soc->ast_lock);
  608. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  609. qdf_spin_unlock_bh(&soc->ast_lock);
  610. return (void *)ast_entry;
  611. }
  612. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  613. void *ast_entry_hdl)
  614. {
  615. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  616. (struct dp_ast_entry *)ast_entry_hdl);
  617. }
  618. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  619. void *ast_entry_hdl)
  620. {
  621. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  622. (struct dp_ast_entry *)ast_entry_hdl);
  623. }
  624. static void dp_peer_ast_set_type_wifi3(
  625. struct cdp_soc_t *soc_hdl,
  626. void *ast_entry_hdl,
  627. enum cdp_txrx_ast_entry_type type)
  628. {
  629. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  630. (struct dp_ast_entry *)ast_entry_hdl,
  631. type);
  632. }
  633. static enum cdp_txrx_ast_entry_type dp_peer_ast_get_type_wifi3(
  634. struct cdp_soc_t *soc_hdl,
  635. void *ast_entry_hdl)
  636. {
  637. return ((struct dp_ast_entry *)ast_entry_hdl)->type;
  638. }
  639. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  640. void dp_peer_ast_set_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  641. void *ast_entry,
  642. void *cp_ctx)
  643. {
  644. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  645. qdf_spin_lock_bh(&soc->ast_lock);
  646. dp_peer_ast_set_cp_ctx(soc,
  647. (struct dp_ast_entry *)ast_entry, cp_ctx);
  648. qdf_spin_unlock_bh(&soc->ast_lock);
  649. }
  650. void *dp_peer_ast_get_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  651. void *ast_entry)
  652. {
  653. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  654. void *cp_ctx = NULL;
  655. qdf_spin_lock_bh(&soc->ast_lock);
  656. cp_ctx = dp_peer_ast_get_cp_ctx(soc,
  657. (struct dp_ast_entry *)ast_entry);
  658. qdf_spin_unlock_bh(&soc->ast_lock);
  659. return cp_ctx;
  660. }
  661. bool dp_peer_ast_get_wmi_sent_wifi3(struct cdp_soc_t *soc_handle,
  662. void *ast_entry)
  663. {
  664. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  665. bool wmi_sent = false;
  666. qdf_spin_lock_bh(&soc->ast_lock);
  667. wmi_sent = dp_peer_ast_get_del_cmd_sent(soc,
  668. (struct dp_ast_entry *)
  669. ast_entry);
  670. qdf_spin_unlock_bh(&soc->ast_lock);
  671. return wmi_sent;
  672. }
  673. void dp_peer_ast_free_entry_wifi3(struct cdp_soc_t *soc_handle,
  674. void *ast_entry)
  675. {
  676. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  677. qdf_spin_lock_bh(&soc->ast_lock);
  678. dp_peer_ast_free_entry(soc, (struct dp_ast_entry *)ast_entry);
  679. qdf_spin_unlock_bh(&soc->ast_lock);
  680. }
  681. #endif
  682. static struct cdp_peer *dp_peer_ast_get_peer_wifi3(
  683. struct cdp_soc_t *soc_hdl,
  684. void *ast_entry_hdl)
  685. {
  686. return (struct cdp_peer *)((struct dp_ast_entry *)ast_entry_hdl)->peer;
  687. }
  688. static uint32_t dp_peer_ast_get_nexhop_peer_id_wifi3(
  689. struct cdp_soc_t *soc_hdl,
  690. void *ast_entry_hdl)
  691. {
  692. return ((struct dp_ast_entry *)ast_entry_hdl)->peer->peer_ids[0];
  693. }
  694. /**
  695. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  696. * @ring_num: ring num of the ring being queried
  697. * @grp_mask: the grp_mask array for the ring type in question.
  698. *
  699. * The grp_mask array is indexed by group number and the bit fields correspond
  700. * to ring numbers. We are finding which interrupt group a ring belongs to.
  701. *
  702. * Return: the index in the grp_mask array with the ring number.
  703. * -QDF_STATUS_E_NOENT if no entry is found
  704. */
  705. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  706. {
  707. int ext_group_num;
  708. int mask = 1 << ring_num;
  709. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  710. ext_group_num++) {
  711. if (mask & grp_mask[ext_group_num])
  712. return ext_group_num;
  713. }
  714. return -QDF_STATUS_E_NOENT;
  715. }
  716. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  717. enum hal_ring_type ring_type,
  718. int ring_num)
  719. {
  720. int *grp_mask;
  721. switch (ring_type) {
  722. case WBM2SW_RELEASE:
  723. /* dp_tx_comp_handler - soc->tx_comp_ring */
  724. if (ring_num < 3)
  725. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  726. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  727. else if (ring_num == 3) {
  728. /* sw treats this as a separate ring type */
  729. grp_mask = &soc->wlan_cfg_ctx->
  730. int_rx_wbm_rel_ring_mask[0];
  731. ring_num = 0;
  732. } else {
  733. qdf_assert(0);
  734. return -QDF_STATUS_E_NOENT;
  735. }
  736. break;
  737. case REO_EXCEPTION:
  738. /* dp_rx_err_process - &soc->reo_exception_ring */
  739. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  740. break;
  741. case REO_DST:
  742. /* dp_rx_process - soc->reo_dest_ring */
  743. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  744. break;
  745. case REO_STATUS:
  746. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  747. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  748. break;
  749. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  750. case RXDMA_MONITOR_STATUS:
  751. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  752. case RXDMA_MONITOR_DST:
  753. /* dp_mon_process */
  754. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  755. break;
  756. case RXDMA_DST:
  757. /* dp_rxdma_err_process */
  758. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  759. break;
  760. case RXDMA_BUF:
  761. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  762. break;
  763. case RXDMA_MONITOR_BUF:
  764. /* TODO: support low_thresh interrupt */
  765. return -QDF_STATUS_E_NOENT;
  766. break;
  767. case TCL_DATA:
  768. case TCL_CMD:
  769. case REO_CMD:
  770. case SW2WBM_RELEASE:
  771. case WBM_IDLE_LINK:
  772. /* normally empty SW_TO_HW rings */
  773. return -QDF_STATUS_E_NOENT;
  774. break;
  775. case TCL_STATUS:
  776. case REO_REINJECT:
  777. /* misc unused rings */
  778. return -QDF_STATUS_E_NOENT;
  779. break;
  780. case CE_SRC:
  781. case CE_DST:
  782. case CE_DST_STATUS:
  783. /* CE_rings - currently handled by hif */
  784. default:
  785. return -QDF_STATUS_E_NOENT;
  786. break;
  787. }
  788. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  789. }
  790. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  791. *ring_params, int ring_type, int ring_num)
  792. {
  793. int msi_group_number;
  794. int msi_data_count;
  795. int ret;
  796. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  797. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  798. &msi_data_count, &msi_data_start,
  799. &msi_irq_start);
  800. if (ret)
  801. return;
  802. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  803. ring_num);
  804. if (msi_group_number < 0) {
  805. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  806. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  807. ring_type, ring_num);
  808. ring_params->msi_addr = 0;
  809. ring_params->msi_data = 0;
  810. return;
  811. }
  812. if (msi_group_number > msi_data_count) {
  813. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  814. FL("2 msi_groups will share an msi; msi_group_num %d"),
  815. msi_group_number);
  816. QDF_ASSERT(0);
  817. }
  818. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  819. ring_params->msi_addr = addr_low;
  820. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  821. ring_params->msi_data = (msi_group_number % msi_data_count)
  822. + msi_data_start;
  823. ring_params->flags |= HAL_SRNG_MSI_INTR;
  824. }
  825. /**
  826. * dp_print_ast_stats() - Dump AST table contents
  827. * @soc: Datapath soc handle
  828. *
  829. * return void
  830. */
  831. #ifdef FEATURE_AST
  832. static void dp_print_ast_stats(struct dp_soc *soc)
  833. {
  834. uint8_t i;
  835. uint8_t num_entries = 0;
  836. struct dp_vdev *vdev;
  837. struct dp_pdev *pdev;
  838. struct dp_peer *peer;
  839. struct dp_ast_entry *ase, *tmp_ase;
  840. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  841. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  842. "DA", "HMWDS_SEC"};
  843. DP_PRINT_STATS("AST Stats:");
  844. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  845. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  846. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  847. DP_PRINT_STATS("AST Table:");
  848. qdf_spin_lock_bh(&soc->ast_lock);
  849. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  850. pdev = soc->pdev_list[i];
  851. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  852. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  853. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  854. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  855. DP_PRINT_STATS("%6d mac_addr = %pM"
  856. " peer_mac_addr = %pM"
  857. " type = %s"
  858. " next_hop = %d"
  859. " is_active = %d"
  860. " is_bss = %d"
  861. " ast_idx = %d"
  862. " ast_hash = %d"
  863. " pdev_id = %d"
  864. " vdev_id = %d"
  865. " del_cmd_sent = %d",
  866. ++num_entries,
  867. ase->mac_addr.raw,
  868. ase->peer->mac_addr.raw,
  869. type[ase->type],
  870. ase->next_hop,
  871. ase->is_active,
  872. ase->is_bss,
  873. ase->ast_idx,
  874. ase->ast_hash_value,
  875. ase->pdev_id,
  876. ase->vdev_id,
  877. ase->del_cmd_sent);
  878. }
  879. }
  880. }
  881. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  882. }
  883. qdf_spin_unlock_bh(&soc->ast_lock);
  884. }
  885. #else
  886. static void dp_print_ast_stats(struct dp_soc *soc)
  887. {
  888. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  889. return;
  890. }
  891. #endif
  892. /**
  893. * dp_print_peer_table() - Dump all Peer stats
  894. * @vdev: Datapath Vdev handle
  895. *
  896. * return void
  897. */
  898. static void dp_print_peer_table(struct dp_vdev *vdev)
  899. {
  900. struct dp_peer *peer = NULL;
  901. DP_PRINT_STATS("Dumping Peer Table Stats:");
  902. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  903. if (!peer) {
  904. DP_PRINT_STATS("Invalid Peer");
  905. return;
  906. }
  907. DP_PRINT_STATS(" peer_mac_addr = %pM nawds_enabled = %d",
  908. peer->mac_addr.raw,
  909. peer->nawds_enabled);
  910. DP_PRINT_STATS(" bss_peer = %d wapi = %d wds_enabled = %d",
  911. peer->bss_peer,
  912. peer->wapi,
  913. peer->wds_enabled);
  914. DP_PRINT_STATS(" delete in progress = %d peer id = %d",
  915. peer->delete_in_progress,
  916. peer->peer_ids[0]);
  917. }
  918. }
  919. /*
  920. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  921. */
  922. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  923. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  924. {
  925. void *hal_soc = soc->hal_soc;
  926. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  927. /* TODO: See if we should get align size from hal */
  928. uint32_t ring_base_align = 8;
  929. struct hal_srng_params ring_params;
  930. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  931. /* TODO: Currently hal layer takes care of endianness related settings.
  932. * See if these settings need to passed from DP layer
  933. */
  934. ring_params.flags = 0;
  935. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  936. srng->hal_srng = NULL;
  937. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  938. srng->num_entries = num_entries;
  939. if (!soc->dp_soc_reinit) {
  940. srng->base_vaddr_unaligned =
  941. qdf_mem_alloc_consistent(soc->osdev,
  942. soc->osdev->dev,
  943. srng->alloc_size,
  944. &srng->base_paddr_unaligned);
  945. }
  946. if (!srng->base_vaddr_unaligned) {
  947. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  948. FL("alloc failed - ring_type: %d, ring_num %d"),
  949. ring_type, ring_num);
  950. return QDF_STATUS_E_NOMEM;
  951. }
  952. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  953. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  954. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  955. ((unsigned long)(ring_params.ring_base_vaddr) -
  956. (unsigned long)srng->base_vaddr_unaligned);
  957. ring_params.num_entries = num_entries;
  958. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  959. FL("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u"),
  960. ring_type, ring_num, (void *)ring_params.ring_base_vaddr,
  961. (void *)ring_params.ring_base_paddr, ring_params.num_entries);
  962. if (soc->intr_mode == DP_INTR_MSI) {
  963. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  964. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  965. FL("Using MSI for ring_type: %d, ring_num %d"),
  966. ring_type, ring_num);
  967. } else {
  968. ring_params.msi_data = 0;
  969. ring_params.msi_addr = 0;
  970. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  971. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  972. ring_type, ring_num);
  973. }
  974. /*
  975. * Setup interrupt timer and batch counter thresholds for
  976. * interrupt mitigation based on ring type
  977. */
  978. if (ring_type == REO_DST) {
  979. ring_params.intr_timer_thres_us =
  980. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  981. ring_params.intr_batch_cntr_thres_entries =
  982. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  983. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  984. ring_params.intr_timer_thres_us =
  985. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  986. ring_params.intr_batch_cntr_thres_entries =
  987. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  988. } else {
  989. ring_params.intr_timer_thres_us =
  990. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  991. ring_params.intr_batch_cntr_thres_entries =
  992. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  993. }
  994. /* Enable low threshold interrupts for rx buffer rings (regular and
  995. * monitor buffer rings.
  996. * TODO: See if this is required for any other ring
  997. */
  998. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  999. (ring_type == RXDMA_MONITOR_STATUS)) {
  1000. /* TODO: Setting low threshold to 1/8th of ring size
  1001. * see if this needs to be configurable
  1002. */
  1003. ring_params.low_threshold = num_entries >> 3;
  1004. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1005. ring_params.intr_timer_thres_us =
  1006. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1007. ring_params.intr_batch_cntr_thres_entries = 0;
  1008. }
  1009. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  1010. mac_id, &ring_params);
  1011. if (!srng->hal_srng) {
  1012. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1013. srng->alloc_size,
  1014. srng->base_vaddr_unaligned,
  1015. srng->base_paddr_unaligned, 0);
  1016. }
  1017. return 0;
  1018. }
  1019. /*
  1020. * dp_srng_deinit() - Internal function to deinit SRNG rings used by data path
  1021. * @soc: DP SOC handle
  1022. * @srng: source ring structure
  1023. * @ring_type: type of ring
  1024. * @ring_num: ring number
  1025. *
  1026. * Return: None
  1027. */
  1028. static void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  1029. int ring_type, int ring_num)
  1030. {
  1031. }
  1032. /**
  1033. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  1034. * Any buffers allocated and attached to ring entries are expected to be freed
  1035. * before calling this function.
  1036. */
  1037. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  1038. int ring_type, int ring_num)
  1039. {
  1040. if (!srng->hal_srng) {
  1041. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1042. FL("Ring type: %d, num:%d not setup"),
  1043. ring_type, ring_num);
  1044. return;
  1045. }
  1046. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1047. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1048. srng->alloc_size,
  1049. srng->base_vaddr_unaligned,
  1050. srng->base_paddr_unaligned, 0);
  1051. srng->hal_srng = NULL;
  1052. }
  1053. /* TODO: Need this interface from HIF */
  1054. void *hif_get_hal_handle(void *hif_handle);
  1055. /*
  1056. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1057. * @dp_ctx: DP SOC handle
  1058. * @budget: Number of frames/descriptors that can be processed in one shot
  1059. *
  1060. * Return: remaining budget/quota for the soc device
  1061. */
  1062. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1063. {
  1064. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1065. struct dp_soc *soc = int_ctx->soc;
  1066. int ring = 0;
  1067. uint32_t work_done = 0;
  1068. int budget = dp_budget;
  1069. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1070. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1071. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1072. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1073. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1074. uint32_t remaining_quota = dp_budget;
  1075. struct dp_pdev *pdev = NULL;
  1076. int mac_id;
  1077. /* Process Tx completion interrupts first to return back buffers */
  1078. while (tx_mask) {
  1079. if (tx_mask & 0x1) {
  1080. work_done = dp_tx_comp_handler(soc,
  1081. soc->tx_comp_ring[ring].hal_srng,
  1082. remaining_quota);
  1083. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1084. "tx mask 0x%x ring %d, budget %d, work_done %d",
  1085. tx_mask, ring, budget, work_done);
  1086. budget -= work_done;
  1087. if (budget <= 0)
  1088. goto budget_done;
  1089. remaining_quota = budget;
  1090. }
  1091. tx_mask = tx_mask >> 1;
  1092. ring++;
  1093. }
  1094. /* Process REO Exception ring interrupt */
  1095. if (rx_err_mask) {
  1096. work_done = dp_rx_err_process(soc,
  1097. soc->reo_exception_ring.hal_srng,
  1098. remaining_quota);
  1099. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1100. "REO Exception Ring: work_done %d budget %d",
  1101. work_done, budget);
  1102. budget -= work_done;
  1103. if (budget <= 0) {
  1104. goto budget_done;
  1105. }
  1106. remaining_quota = budget;
  1107. }
  1108. /* Process Rx WBM release ring interrupt */
  1109. if (rx_wbm_rel_mask) {
  1110. work_done = dp_rx_wbm_err_process(soc,
  1111. soc->rx_rel_ring.hal_srng, remaining_quota);
  1112. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1113. "WBM Release Ring: work_done %d budget %d",
  1114. work_done, budget);
  1115. budget -= work_done;
  1116. if (budget <= 0) {
  1117. goto budget_done;
  1118. }
  1119. remaining_quota = budget;
  1120. }
  1121. /* Process Rx interrupts */
  1122. if (rx_mask) {
  1123. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1124. if (rx_mask & (1 << ring)) {
  1125. work_done = dp_rx_process(int_ctx,
  1126. soc->reo_dest_ring[ring].hal_srng,
  1127. ring,
  1128. remaining_quota);
  1129. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1130. "rx mask 0x%x ring %d, work_done %d budget %d",
  1131. rx_mask, ring, work_done, budget);
  1132. budget -= work_done;
  1133. if (budget <= 0)
  1134. goto budget_done;
  1135. remaining_quota = budget;
  1136. }
  1137. }
  1138. }
  1139. if (reo_status_mask)
  1140. dp_reo_status_ring_handler(soc);
  1141. /* Process LMAC interrupts */
  1142. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1143. pdev = soc->pdev_list[ring];
  1144. if (pdev == NULL)
  1145. continue;
  1146. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1147. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1148. pdev->pdev_id);
  1149. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1150. work_done = dp_mon_process(soc, mac_for_pdev,
  1151. remaining_quota);
  1152. budget -= work_done;
  1153. if (budget <= 0)
  1154. goto budget_done;
  1155. remaining_quota = budget;
  1156. }
  1157. if (int_ctx->rxdma2host_ring_mask &
  1158. (1 << mac_for_pdev)) {
  1159. work_done = dp_rxdma_err_process(soc,
  1160. mac_for_pdev,
  1161. remaining_quota);
  1162. budget -= work_done;
  1163. if (budget <= 0)
  1164. goto budget_done;
  1165. remaining_quota = budget;
  1166. }
  1167. if (int_ctx->host2rxdma_ring_mask &
  1168. (1 << mac_for_pdev)) {
  1169. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1170. union dp_rx_desc_list_elem_t *tail = NULL;
  1171. struct dp_srng *rx_refill_buf_ring =
  1172. &pdev->rx_refill_buf_ring;
  1173. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1174. 1);
  1175. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1176. rx_refill_buf_ring,
  1177. &soc->rx_desc_buf[mac_for_pdev], 0,
  1178. &desc_list, &tail);
  1179. }
  1180. }
  1181. }
  1182. qdf_lro_flush(int_ctx->lro_ctx);
  1183. budget_done:
  1184. return dp_budget - budget;
  1185. }
  1186. /* dp_interrupt_timer()- timer poll for interrupts
  1187. *
  1188. * @arg: SoC Handle
  1189. *
  1190. * Return:
  1191. *
  1192. */
  1193. static void dp_interrupt_timer(void *arg)
  1194. {
  1195. struct dp_soc *soc = (struct dp_soc *) arg;
  1196. int i;
  1197. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1198. for (i = 0;
  1199. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1200. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1201. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1202. }
  1203. }
  1204. /*
  1205. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1206. * @txrx_soc: DP SOC handle
  1207. *
  1208. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1209. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1210. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1211. *
  1212. * Return: 0 for success, nonzero for failure.
  1213. */
  1214. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1215. {
  1216. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1217. int i;
  1218. soc->intr_mode = DP_INTR_POLL;
  1219. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1220. soc->intr_ctx[i].dp_intr_id = i;
  1221. soc->intr_ctx[i].tx_ring_mask =
  1222. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1223. soc->intr_ctx[i].rx_ring_mask =
  1224. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1225. soc->intr_ctx[i].rx_mon_ring_mask =
  1226. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1227. soc->intr_ctx[i].rx_err_ring_mask =
  1228. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1229. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1230. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1231. soc->intr_ctx[i].reo_status_ring_mask =
  1232. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1233. soc->intr_ctx[i].rxdma2host_ring_mask =
  1234. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1235. soc->intr_ctx[i].soc = soc;
  1236. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1237. }
  1238. qdf_timer_init(soc->osdev, &soc->int_timer,
  1239. dp_interrupt_timer, (void *)soc,
  1240. QDF_TIMER_TYPE_WAKE_APPS);
  1241. return QDF_STATUS_SUCCESS;
  1242. }
  1243. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1244. #if defined(CONFIG_MCL)
  1245. /*
  1246. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1247. * @txrx_soc: DP SOC handle
  1248. *
  1249. * Call the appropriate attach function based on the mode of operation.
  1250. * This is a WAR for enabling monitor mode.
  1251. *
  1252. * Return: 0 for success. nonzero for failure.
  1253. */
  1254. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1255. {
  1256. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1257. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1258. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1259. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1260. "%s: Poll mode", __func__);
  1261. return dp_soc_attach_poll(txrx_soc);
  1262. } else {
  1263. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1264. "%s: Interrupt mode", __func__);
  1265. return dp_soc_interrupt_attach(txrx_soc);
  1266. }
  1267. }
  1268. #else
  1269. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1270. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1271. {
  1272. return dp_soc_attach_poll(txrx_soc);
  1273. }
  1274. #else
  1275. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1276. {
  1277. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1278. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1279. return dp_soc_attach_poll(txrx_soc);
  1280. else
  1281. return dp_soc_interrupt_attach(txrx_soc);
  1282. }
  1283. #endif
  1284. #endif
  1285. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1286. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1287. {
  1288. int j;
  1289. int num_irq = 0;
  1290. int tx_mask =
  1291. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1292. int rx_mask =
  1293. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1294. int rx_mon_mask =
  1295. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1296. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1297. soc->wlan_cfg_ctx, intr_ctx_num);
  1298. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1299. soc->wlan_cfg_ctx, intr_ctx_num);
  1300. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1301. soc->wlan_cfg_ctx, intr_ctx_num);
  1302. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1303. soc->wlan_cfg_ctx, intr_ctx_num);
  1304. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1305. soc->wlan_cfg_ctx, intr_ctx_num);
  1306. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1307. if (tx_mask & (1 << j)) {
  1308. irq_id_map[num_irq++] =
  1309. (wbm2host_tx_completions_ring1 - j);
  1310. }
  1311. if (rx_mask & (1 << j)) {
  1312. irq_id_map[num_irq++] =
  1313. (reo2host_destination_ring1 - j);
  1314. }
  1315. if (rxdma2host_ring_mask & (1 << j)) {
  1316. irq_id_map[num_irq++] =
  1317. rxdma2host_destination_ring_mac1 -
  1318. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1319. }
  1320. if (host2rxdma_ring_mask & (1 << j)) {
  1321. irq_id_map[num_irq++] =
  1322. host2rxdma_host_buf_ring_mac1 -
  1323. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1324. }
  1325. if (rx_mon_mask & (1 << j)) {
  1326. irq_id_map[num_irq++] =
  1327. ppdu_end_interrupts_mac1 -
  1328. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1329. irq_id_map[num_irq++] =
  1330. rxdma2host_monitor_status_ring_mac1 -
  1331. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1332. }
  1333. if (rx_wbm_rel_ring_mask & (1 << j))
  1334. irq_id_map[num_irq++] = wbm2host_rx_release;
  1335. if (rx_err_ring_mask & (1 << j))
  1336. irq_id_map[num_irq++] = reo2host_exception;
  1337. if (reo_status_ring_mask & (1 << j))
  1338. irq_id_map[num_irq++] = reo2host_status;
  1339. }
  1340. *num_irq_r = num_irq;
  1341. }
  1342. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1343. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1344. int msi_vector_count, int msi_vector_start)
  1345. {
  1346. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1347. soc->wlan_cfg_ctx, intr_ctx_num);
  1348. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1349. soc->wlan_cfg_ctx, intr_ctx_num);
  1350. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1351. soc->wlan_cfg_ctx, intr_ctx_num);
  1352. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1353. soc->wlan_cfg_ctx, intr_ctx_num);
  1354. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1355. soc->wlan_cfg_ctx, intr_ctx_num);
  1356. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1357. soc->wlan_cfg_ctx, intr_ctx_num);
  1358. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1359. soc->wlan_cfg_ctx, intr_ctx_num);
  1360. unsigned int vector =
  1361. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1362. int num_irq = 0;
  1363. soc->intr_mode = DP_INTR_MSI;
  1364. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1365. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1366. irq_id_map[num_irq++] =
  1367. pld_get_msi_irq(soc->osdev->dev, vector);
  1368. *num_irq_r = num_irq;
  1369. }
  1370. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1371. int *irq_id_map, int *num_irq)
  1372. {
  1373. int msi_vector_count, ret;
  1374. uint32_t msi_base_data, msi_vector_start;
  1375. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1376. &msi_vector_count,
  1377. &msi_base_data,
  1378. &msi_vector_start);
  1379. if (ret)
  1380. return dp_soc_interrupt_map_calculate_integrated(soc,
  1381. intr_ctx_num, irq_id_map, num_irq);
  1382. else
  1383. dp_soc_interrupt_map_calculate_msi(soc,
  1384. intr_ctx_num, irq_id_map, num_irq,
  1385. msi_vector_count, msi_vector_start);
  1386. }
  1387. /*
  1388. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1389. * @txrx_soc: DP SOC handle
  1390. *
  1391. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1392. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1393. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1394. *
  1395. * Return: 0 for success. nonzero for failure.
  1396. */
  1397. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1398. {
  1399. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1400. int i = 0;
  1401. int num_irq = 0;
  1402. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1403. int ret = 0;
  1404. /* Map of IRQ ids registered with one interrupt context */
  1405. int irq_id_map[HIF_MAX_GRP_IRQ];
  1406. int tx_mask =
  1407. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1408. int rx_mask =
  1409. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1410. int rx_mon_mask =
  1411. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1412. int rx_err_ring_mask =
  1413. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1414. int rx_wbm_rel_ring_mask =
  1415. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1416. int reo_status_ring_mask =
  1417. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1418. int rxdma2host_ring_mask =
  1419. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1420. int host2rxdma_ring_mask =
  1421. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1422. soc->intr_ctx[i].dp_intr_id = i;
  1423. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1424. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1425. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1426. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1427. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1428. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1429. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1430. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1431. soc->intr_ctx[i].soc = soc;
  1432. num_irq = 0;
  1433. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1434. &num_irq);
  1435. ret = hif_register_ext_group(soc->hif_handle,
  1436. num_irq, irq_id_map, dp_service_srngs,
  1437. &soc->intr_ctx[i], "dp_intr",
  1438. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1439. if (ret) {
  1440. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1441. FL("failed, ret = %d"), ret);
  1442. return QDF_STATUS_E_FAILURE;
  1443. }
  1444. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1445. }
  1446. hif_configure_ext_group_interrupts(soc->hif_handle);
  1447. return QDF_STATUS_SUCCESS;
  1448. }
  1449. /*
  1450. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1451. * @txrx_soc: DP SOC handle
  1452. *
  1453. * Return: void
  1454. */
  1455. static void dp_soc_interrupt_detach(void *txrx_soc)
  1456. {
  1457. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1458. int i;
  1459. if (soc->intr_mode == DP_INTR_POLL) {
  1460. qdf_timer_stop(&soc->int_timer);
  1461. qdf_timer_free(&soc->int_timer);
  1462. } else {
  1463. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1464. }
  1465. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1466. soc->intr_ctx[i].tx_ring_mask = 0;
  1467. soc->intr_ctx[i].rx_ring_mask = 0;
  1468. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1469. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1470. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1471. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1472. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1473. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1474. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1475. }
  1476. }
  1477. #define AVG_MAX_MPDUS_PER_TID 128
  1478. #define AVG_TIDS_PER_CLIENT 2
  1479. #define AVG_FLOWS_PER_TID 2
  1480. #define AVG_MSDUS_PER_FLOW 128
  1481. #define AVG_MSDUS_PER_MPDU 4
  1482. /*
  1483. * Allocate and setup link descriptor pool that will be used by HW for
  1484. * various link and queue descriptors and managed by WBM
  1485. */
  1486. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1487. {
  1488. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1489. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1490. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1491. uint32_t num_mpdus_per_link_desc =
  1492. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1493. uint32_t num_msdus_per_link_desc =
  1494. hal_num_msdus_per_link_desc(soc->hal_soc);
  1495. uint32_t num_mpdu_links_per_queue_desc =
  1496. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1497. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1498. uint32_t total_link_descs, total_mem_size;
  1499. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1500. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1501. uint32_t num_link_desc_banks;
  1502. uint32_t last_bank_size = 0;
  1503. uint32_t entry_size, num_entries;
  1504. int i;
  1505. uint32_t desc_id = 0;
  1506. qdf_dma_addr_t *baseaddr = NULL;
  1507. /* Only Tx queue descriptors are allocated from common link descriptor
  1508. * pool Rx queue descriptors are not included in this because (REO queue
  1509. * extension descriptors) they are expected to be allocated contiguously
  1510. * with REO queue descriptors
  1511. */
  1512. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1513. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1514. num_mpdu_queue_descs = num_mpdu_link_descs /
  1515. num_mpdu_links_per_queue_desc;
  1516. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1517. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1518. num_msdus_per_link_desc;
  1519. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1520. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1521. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1522. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1523. /* Round up to power of 2 */
  1524. total_link_descs = 1;
  1525. while (total_link_descs < num_entries)
  1526. total_link_descs <<= 1;
  1527. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1528. FL("total_link_descs: %u, link_desc_size: %d"),
  1529. total_link_descs, link_desc_size);
  1530. total_mem_size = total_link_descs * link_desc_size;
  1531. total_mem_size += link_desc_align;
  1532. if (total_mem_size <= max_alloc_size) {
  1533. num_link_desc_banks = 0;
  1534. last_bank_size = total_mem_size;
  1535. } else {
  1536. num_link_desc_banks = (total_mem_size) /
  1537. (max_alloc_size - link_desc_align);
  1538. last_bank_size = total_mem_size %
  1539. (max_alloc_size - link_desc_align);
  1540. }
  1541. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1542. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1543. total_mem_size, num_link_desc_banks);
  1544. for (i = 0; i < num_link_desc_banks; i++) {
  1545. if (!soc->dp_soc_reinit) {
  1546. baseaddr = &soc->link_desc_banks[i].
  1547. base_paddr_unaligned;
  1548. soc->link_desc_banks[i].base_vaddr_unaligned =
  1549. qdf_mem_alloc_consistent(soc->osdev,
  1550. soc->osdev->dev,
  1551. max_alloc_size,
  1552. baseaddr);
  1553. }
  1554. soc->link_desc_banks[i].size = max_alloc_size;
  1555. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1556. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1557. ((unsigned long)(
  1558. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1559. link_desc_align));
  1560. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1561. soc->link_desc_banks[i].base_paddr_unaligned) +
  1562. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1563. (unsigned long)(
  1564. soc->link_desc_banks[i].base_vaddr_unaligned));
  1565. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1566. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1567. FL("Link descriptor memory alloc failed"));
  1568. goto fail;
  1569. }
  1570. }
  1571. if (last_bank_size) {
  1572. /* Allocate last bank in case total memory required is not exact
  1573. * multiple of max_alloc_size
  1574. */
  1575. if (!soc->dp_soc_reinit) {
  1576. baseaddr = &soc->link_desc_banks[i].
  1577. base_paddr_unaligned;
  1578. soc->link_desc_banks[i].base_vaddr_unaligned =
  1579. qdf_mem_alloc_consistent(soc->osdev,
  1580. soc->osdev->dev,
  1581. last_bank_size,
  1582. baseaddr);
  1583. }
  1584. soc->link_desc_banks[i].size = last_bank_size;
  1585. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1586. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1587. ((unsigned long)(
  1588. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1589. link_desc_align));
  1590. soc->link_desc_banks[i].base_paddr =
  1591. (unsigned long)(
  1592. soc->link_desc_banks[i].base_paddr_unaligned) +
  1593. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1594. (unsigned long)(
  1595. soc->link_desc_banks[i].base_vaddr_unaligned));
  1596. }
  1597. /* Allocate and setup link descriptor idle list for HW internal use */
  1598. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1599. total_mem_size = entry_size * total_link_descs;
  1600. if (total_mem_size <= max_alloc_size) {
  1601. void *desc;
  1602. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1603. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1604. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1605. FL("Link desc idle ring setup failed"));
  1606. goto fail;
  1607. }
  1608. hal_srng_access_start_unlocked(soc->hal_soc,
  1609. soc->wbm_idle_link_ring.hal_srng);
  1610. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1611. soc->link_desc_banks[i].base_paddr; i++) {
  1612. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1613. ((unsigned long)(
  1614. soc->link_desc_banks[i].base_vaddr) -
  1615. (unsigned long)(
  1616. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1617. / link_desc_size;
  1618. unsigned long paddr = (unsigned long)(
  1619. soc->link_desc_banks[i].base_paddr);
  1620. while (num_entries && (desc = hal_srng_src_get_next(
  1621. soc->hal_soc,
  1622. soc->wbm_idle_link_ring.hal_srng))) {
  1623. hal_set_link_desc_addr(desc,
  1624. LINK_DESC_COOKIE(desc_id, i), paddr);
  1625. num_entries--;
  1626. desc_id++;
  1627. paddr += link_desc_size;
  1628. }
  1629. }
  1630. hal_srng_access_end_unlocked(soc->hal_soc,
  1631. soc->wbm_idle_link_ring.hal_srng);
  1632. } else {
  1633. uint32_t num_scatter_bufs;
  1634. uint32_t num_entries_per_buf;
  1635. uint32_t rem_entries;
  1636. uint8_t *scatter_buf_ptr;
  1637. uint16_t scatter_buf_num;
  1638. uint32_t buf_size = 0;
  1639. soc->wbm_idle_scatter_buf_size =
  1640. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1641. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1642. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1643. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1644. soc->hal_soc, total_mem_size,
  1645. soc->wbm_idle_scatter_buf_size);
  1646. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1647. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1648. FL("scatter bufs size out of bounds"));
  1649. goto fail;
  1650. }
  1651. for (i = 0; i < num_scatter_bufs; i++) {
  1652. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  1653. if (!soc->dp_soc_reinit) {
  1654. buf_size = soc->wbm_idle_scatter_buf_size;
  1655. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1656. qdf_mem_alloc_consistent(soc->osdev,
  1657. soc->osdev->
  1658. dev,
  1659. buf_size,
  1660. baseaddr);
  1661. }
  1662. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1663. QDF_TRACE(QDF_MODULE_ID_DP,
  1664. QDF_TRACE_LEVEL_ERROR,
  1665. FL("Scatter lst memory alloc fail"));
  1666. goto fail;
  1667. }
  1668. }
  1669. /* Populate idle list scatter buffers with link descriptor
  1670. * pointers
  1671. */
  1672. scatter_buf_num = 0;
  1673. scatter_buf_ptr = (uint8_t *)(
  1674. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1675. rem_entries = num_entries_per_buf;
  1676. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1677. soc->link_desc_banks[i].base_paddr; i++) {
  1678. uint32_t num_link_descs =
  1679. (soc->link_desc_banks[i].size -
  1680. ((unsigned long)(
  1681. soc->link_desc_banks[i].base_vaddr) -
  1682. (unsigned long)(
  1683. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1684. / link_desc_size;
  1685. unsigned long paddr = (unsigned long)(
  1686. soc->link_desc_banks[i].base_paddr);
  1687. while (num_link_descs) {
  1688. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1689. LINK_DESC_COOKIE(desc_id, i), paddr);
  1690. num_link_descs--;
  1691. desc_id++;
  1692. paddr += link_desc_size;
  1693. rem_entries--;
  1694. if (rem_entries) {
  1695. scatter_buf_ptr += entry_size;
  1696. } else {
  1697. rem_entries = num_entries_per_buf;
  1698. scatter_buf_num++;
  1699. if (scatter_buf_num >= num_scatter_bufs)
  1700. break;
  1701. scatter_buf_ptr = (uint8_t *)(
  1702. soc->wbm_idle_scatter_buf_base_vaddr[
  1703. scatter_buf_num]);
  1704. }
  1705. }
  1706. }
  1707. /* Setup link descriptor idle list in HW */
  1708. hal_setup_link_idle_list(soc->hal_soc,
  1709. soc->wbm_idle_scatter_buf_base_paddr,
  1710. soc->wbm_idle_scatter_buf_base_vaddr,
  1711. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1712. (uint32_t)(scatter_buf_ptr -
  1713. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1714. scatter_buf_num-1])), total_link_descs);
  1715. }
  1716. return 0;
  1717. fail:
  1718. if (soc->wbm_idle_link_ring.hal_srng) {
  1719. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1720. WBM_IDLE_LINK, 0);
  1721. }
  1722. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1723. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1724. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1725. soc->wbm_idle_scatter_buf_size,
  1726. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1727. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1728. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1729. }
  1730. }
  1731. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1732. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1733. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1734. soc->link_desc_banks[i].size,
  1735. soc->link_desc_banks[i].base_vaddr_unaligned,
  1736. soc->link_desc_banks[i].base_paddr_unaligned,
  1737. 0);
  1738. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1739. }
  1740. }
  1741. return QDF_STATUS_E_FAILURE;
  1742. }
  1743. /*
  1744. * Free link descriptor pool that was setup HW
  1745. */
  1746. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1747. {
  1748. int i;
  1749. if (soc->wbm_idle_link_ring.hal_srng) {
  1750. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1751. WBM_IDLE_LINK, 0);
  1752. }
  1753. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1754. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1755. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1756. soc->wbm_idle_scatter_buf_size,
  1757. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1758. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1759. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1760. }
  1761. }
  1762. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1763. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1764. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1765. soc->link_desc_banks[i].size,
  1766. soc->link_desc_banks[i].base_vaddr_unaligned,
  1767. soc->link_desc_banks[i].base_paddr_unaligned,
  1768. 0);
  1769. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1770. }
  1771. }
  1772. }
  1773. #ifdef IPA_OFFLOAD
  1774. #define REO_DST_RING_SIZE_QCA6290 1023
  1775. #ifndef QCA_WIFI_QCA8074_VP
  1776. #define REO_DST_RING_SIZE_QCA8074 1023
  1777. #else
  1778. #define REO_DST_RING_SIZE_QCA8074 8
  1779. #endif /* QCA_WIFI_QCA8074_VP */
  1780. #else
  1781. #define REO_DST_RING_SIZE_QCA6290 1024
  1782. #ifndef QCA_WIFI_QCA8074_VP
  1783. #define REO_DST_RING_SIZE_QCA8074 2048
  1784. #else
  1785. #define REO_DST_RING_SIZE_QCA8074 8
  1786. #endif /* QCA_WIFI_QCA8074_VP */
  1787. #endif /* IPA_OFFLOAD */
  1788. /*
  1789. * dp_ast_aging_timer_fn() - Timer callback function for WDS aging
  1790. * @soc: Datapath SOC handle
  1791. *
  1792. * This is a timer function used to age out stale AST nodes from
  1793. * AST table
  1794. */
  1795. #ifdef FEATURE_WDS
  1796. static void dp_ast_aging_timer_fn(void *soc_hdl)
  1797. {
  1798. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1799. struct dp_pdev *pdev;
  1800. struct dp_vdev *vdev;
  1801. struct dp_peer *peer;
  1802. struct dp_ast_entry *ase, *temp_ase;
  1803. int i;
  1804. bool check_wds_ase = false;
  1805. if (soc->wds_ast_aging_timer_cnt++ >= DP_WDS_AST_AGING_TIMER_CNT) {
  1806. soc->wds_ast_aging_timer_cnt = 0;
  1807. check_wds_ase = true;
  1808. }
  1809. qdf_spin_lock_bh(&soc->ast_lock);
  1810. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1811. pdev = soc->pdev_list[i];
  1812. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1813. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1814. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1815. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1816. /*
  1817. * Do not expire static ast entries
  1818. * and HM WDS entries
  1819. */
  1820. if (ase->type !=
  1821. CDP_TXRX_AST_TYPE_WDS &&
  1822. ase->type !=
  1823. CDP_TXRX_AST_TYPE_MEC &&
  1824. ase->type !=
  1825. CDP_TXRX_AST_TYPE_DA)
  1826. continue;
  1827. /* Expire MEC entry every n sec.
  1828. * This needs to be expired in
  1829. * case if STA backbone is made as
  1830. * AP backbone, In this case it needs
  1831. * to be re-added as a WDS entry.
  1832. */
  1833. if (ase->is_active && ase->type ==
  1834. CDP_TXRX_AST_TYPE_MEC) {
  1835. ase->is_active = FALSE;
  1836. continue;
  1837. } else if (ase->is_active &&
  1838. check_wds_ase) {
  1839. ase->is_active = FALSE;
  1840. continue;
  1841. }
  1842. if (ase->type ==
  1843. CDP_TXRX_AST_TYPE_MEC) {
  1844. DP_STATS_INC(soc,
  1845. ast.aged_out, 1);
  1846. dp_peer_del_ast(soc, ase);
  1847. } else if (check_wds_ase) {
  1848. DP_STATS_INC(soc,
  1849. ast.aged_out, 1);
  1850. dp_peer_del_ast(soc, ase);
  1851. }
  1852. }
  1853. }
  1854. }
  1855. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1856. }
  1857. qdf_spin_unlock_bh(&soc->ast_lock);
  1858. if (qdf_atomic_read(&soc->cmn_init_done))
  1859. qdf_timer_mod(&soc->ast_aging_timer,
  1860. DP_AST_AGING_TIMER_DEFAULT_MS);
  1861. }
  1862. /*
  1863. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1864. * @soc: Datapath SOC handle
  1865. *
  1866. * Return: None
  1867. */
  1868. static void dp_soc_wds_attach(struct dp_soc *soc)
  1869. {
  1870. soc->wds_ast_aging_timer_cnt = 0;
  1871. qdf_timer_init(soc->osdev, &soc->ast_aging_timer,
  1872. dp_ast_aging_timer_fn, (void *)soc,
  1873. QDF_TIMER_TYPE_WAKE_APPS);
  1874. qdf_timer_mod(&soc->ast_aging_timer, DP_AST_AGING_TIMER_DEFAULT_MS);
  1875. }
  1876. /*
  1877. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1878. * @txrx_soc: DP SOC handle
  1879. *
  1880. * Return: None
  1881. */
  1882. static void dp_soc_wds_detach(struct dp_soc *soc)
  1883. {
  1884. qdf_timer_stop(&soc->ast_aging_timer);
  1885. qdf_timer_free(&soc->ast_aging_timer);
  1886. }
  1887. #else
  1888. static void dp_soc_wds_attach(struct dp_soc *soc)
  1889. {
  1890. }
  1891. static void dp_soc_wds_detach(struct dp_soc *soc)
  1892. {
  1893. }
  1894. #endif
  1895. /*
  1896. * dp_soc_reset_ring_map() - Reset cpu ring map
  1897. * @soc: Datapath soc handler
  1898. *
  1899. * This api resets the default cpu ring map
  1900. */
  1901. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1902. {
  1903. uint8_t i;
  1904. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1905. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1906. switch (nss_config) {
  1907. case dp_nss_cfg_first_radio:
  1908. /*
  1909. * Setting Tx ring map for one nss offloaded radio
  1910. */
  1911. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1912. break;
  1913. case dp_nss_cfg_second_radio:
  1914. /*
  1915. * Setting Tx ring for two nss offloaded radios
  1916. */
  1917. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1918. break;
  1919. case dp_nss_cfg_dbdc:
  1920. /*
  1921. * Setting Tx ring map for 2 nss offloaded radios
  1922. */
  1923. soc->tx_ring_map[i] =
  1924. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  1925. break;
  1926. case dp_nss_cfg_dbtc:
  1927. /*
  1928. * Setting Tx ring map for 3 nss offloaded radios
  1929. */
  1930. soc->tx_ring_map[i] =
  1931. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  1932. break;
  1933. default:
  1934. dp_err("tx_ring_map failed due to invalid nss cfg");
  1935. break;
  1936. }
  1937. }
  1938. }
  1939. /*
  1940. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1941. * @dp_soc - DP soc handle
  1942. * @ring_type - ring type
  1943. * @ring_num - ring_num
  1944. *
  1945. * return 0 or 1
  1946. */
  1947. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1948. {
  1949. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1950. uint8_t status = 0;
  1951. switch (ring_type) {
  1952. case WBM2SW_RELEASE:
  1953. case REO_DST:
  1954. case RXDMA_BUF:
  1955. status = ((nss_config) & (1 << ring_num));
  1956. break;
  1957. default:
  1958. break;
  1959. }
  1960. return status;
  1961. }
  1962. /*
  1963. * dp_soc_reset_intr_mask() - reset interrupt mask
  1964. * @dp_soc - DP Soc handle
  1965. *
  1966. * Return: Return void
  1967. */
  1968. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1969. {
  1970. uint8_t j;
  1971. int *grp_mask = NULL;
  1972. int group_number, mask, num_ring;
  1973. /* number of tx ring */
  1974. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1975. /*
  1976. * group mask for tx completion ring.
  1977. */
  1978. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1979. /* loop and reset the mask for only offloaded ring */
  1980. for (j = 0; j < num_ring; j++) {
  1981. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1982. continue;
  1983. }
  1984. /*
  1985. * Group number corresponding to tx offloaded ring.
  1986. */
  1987. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1988. if (group_number < 0) {
  1989. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1990. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1991. WBM2SW_RELEASE, j);
  1992. return;
  1993. }
  1994. /* reset the tx mask for offloaded ring */
  1995. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1996. mask &= (~(1 << j));
  1997. /*
  1998. * reset the interrupt mask for offloaded ring.
  1999. */
  2000. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2001. }
  2002. /* number of rx rings */
  2003. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2004. /*
  2005. * group mask for reo destination ring.
  2006. */
  2007. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  2008. /* loop and reset the mask for only offloaded ring */
  2009. for (j = 0; j < num_ring; j++) {
  2010. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  2011. continue;
  2012. }
  2013. /*
  2014. * Group number corresponding to rx offloaded ring.
  2015. */
  2016. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2017. if (group_number < 0) {
  2018. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2019. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2020. REO_DST, j);
  2021. return;
  2022. }
  2023. /* set the interrupt mask for offloaded ring */
  2024. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2025. mask &= (~(1 << j));
  2026. /*
  2027. * set the interrupt mask to zero for rx offloaded radio.
  2028. */
  2029. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2030. }
  2031. /*
  2032. * group mask for Rx buffer refill ring
  2033. */
  2034. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  2035. /* loop and reset the mask for only offloaded ring */
  2036. for (j = 0; j < MAX_PDEV_CNT; j++) {
  2037. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  2038. continue;
  2039. }
  2040. /*
  2041. * Group number corresponding to rx offloaded ring.
  2042. */
  2043. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2044. if (group_number < 0) {
  2045. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2046. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2047. REO_DST, j);
  2048. return;
  2049. }
  2050. /* set the interrupt mask for offloaded ring */
  2051. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2052. group_number);
  2053. mask &= (~(1 << j));
  2054. /*
  2055. * set the interrupt mask to zero for rx offloaded radio.
  2056. */
  2057. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2058. group_number, mask);
  2059. }
  2060. }
  2061. #ifdef IPA_OFFLOAD
  2062. /**
  2063. * dp_reo_remap_config() - configure reo remap register value based
  2064. * nss configuration.
  2065. * based on offload_radio value below remap configuration
  2066. * get applied.
  2067. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  2068. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  2069. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  2070. * 3 - both Radios handled by NSS (remap not required)
  2071. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  2072. *
  2073. * @remap1: output parameter indicates reo remap 1 register value
  2074. * @remap2: output parameter indicates reo remap 2 register value
  2075. * Return: bool type, true if remap is configured else false.
  2076. */
  2077. static bool dp_reo_remap_config(struct dp_soc *soc,
  2078. uint32_t *remap1,
  2079. uint32_t *remap2)
  2080. {
  2081. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  2082. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  2083. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  2084. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  2085. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  2086. return true;
  2087. }
  2088. #else
  2089. static bool dp_reo_remap_config(struct dp_soc *soc,
  2090. uint32_t *remap1,
  2091. uint32_t *remap2)
  2092. {
  2093. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2094. switch (offload_radio) {
  2095. case dp_nss_cfg_default:
  2096. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2097. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2098. (0x3 << 18) | (0x4 << 21)) << 8;
  2099. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2100. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2101. (0x3 << 18) | (0x4 << 21)) << 8;
  2102. break;
  2103. case dp_nss_cfg_first_radio:
  2104. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  2105. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  2106. (0x2 << 18) | (0x3 << 21)) << 8;
  2107. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  2108. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  2109. (0x4 << 18) | (0x2 << 21)) << 8;
  2110. break;
  2111. case dp_nss_cfg_second_radio:
  2112. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2113. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2114. (0x1 << 18) | (0x3 << 21)) << 8;
  2115. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2116. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2117. (0x4 << 18) | (0x1 << 21)) << 8;
  2118. break;
  2119. case dp_nss_cfg_dbdc:
  2120. case dp_nss_cfg_dbtc:
  2121. /* return false if both or all are offloaded to NSS */
  2122. return false;
  2123. }
  2124. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2125. *remap1, *remap2, offload_radio);
  2126. return true;
  2127. }
  2128. #endif
  2129. /*
  2130. * dp_reo_frag_dst_set() - configure reo register to set the
  2131. * fragment destination ring
  2132. * @soc : Datapath soc
  2133. * @frag_dst_ring : output parameter to set fragment destination ring
  2134. *
  2135. * Based on offload_radio below fragment destination rings is selected
  2136. * 0 - TCL
  2137. * 1 - SW1
  2138. * 2 - SW2
  2139. * 3 - SW3
  2140. * 4 - SW4
  2141. * 5 - Release
  2142. * 6 - FW
  2143. * 7 - alternate select
  2144. *
  2145. * return: void
  2146. */
  2147. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2148. {
  2149. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2150. switch (offload_radio) {
  2151. case dp_nss_cfg_default:
  2152. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2153. break;
  2154. case dp_nss_cfg_dbdc:
  2155. case dp_nss_cfg_dbtc:
  2156. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2157. break;
  2158. default:
  2159. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2160. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2161. break;
  2162. }
  2163. }
  2164. /*
  2165. * dp_soc_cmn_setup() - Common SoC level initializion
  2166. * @soc: Datapath SOC handle
  2167. *
  2168. * This is an internal function used to setup common SOC data structures,
  2169. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2170. */
  2171. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2172. {
  2173. int i;
  2174. struct hal_reo_params reo_params;
  2175. int tx_ring_size;
  2176. int tx_comp_ring_size;
  2177. int reo_dst_ring_size;
  2178. uint32_t entries;
  2179. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2180. if (qdf_atomic_read(&soc->cmn_init_done))
  2181. return 0;
  2182. if (dp_hw_link_desc_pool_setup(soc))
  2183. goto fail1;
  2184. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2185. /* Setup SRNG rings */
  2186. /* Common rings */
  2187. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2188. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2189. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2190. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2191. goto fail1;
  2192. }
  2193. soc->num_tcl_data_rings = 0;
  2194. /* Tx data rings */
  2195. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2196. soc->num_tcl_data_rings =
  2197. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2198. tx_comp_ring_size =
  2199. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2200. tx_ring_size =
  2201. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2202. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2203. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2204. TCL_DATA, i, 0, tx_ring_size)) {
  2205. QDF_TRACE(QDF_MODULE_ID_DP,
  2206. QDF_TRACE_LEVEL_ERROR,
  2207. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2208. goto fail1;
  2209. }
  2210. /*
  2211. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2212. * count
  2213. */
  2214. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2215. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2216. QDF_TRACE(QDF_MODULE_ID_DP,
  2217. QDF_TRACE_LEVEL_ERROR,
  2218. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2219. goto fail1;
  2220. }
  2221. }
  2222. } else {
  2223. /* This will be incremented during per pdev ring setup */
  2224. soc->num_tcl_data_rings = 0;
  2225. }
  2226. if (dp_tx_soc_attach(soc)) {
  2227. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2228. FL("dp_tx_soc_attach failed"));
  2229. goto fail1;
  2230. }
  2231. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2232. /* TCL command and status rings */
  2233. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2234. entries)) {
  2235. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2236. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2237. goto fail1;
  2238. }
  2239. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2240. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2241. entries)) {
  2242. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2243. FL("dp_srng_setup failed for tcl_status_ring"));
  2244. goto fail1;
  2245. }
  2246. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2247. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2248. * descriptors
  2249. */
  2250. /* Rx data rings */
  2251. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2252. soc->num_reo_dest_rings =
  2253. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2254. QDF_TRACE(QDF_MODULE_ID_DP,
  2255. QDF_TRACE_LEVEL_INFO,
  2256. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2257. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2258. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2259. i, 0, reo_dst_ring_size)) {
  2260. QDF_TRACE(QDF_MODULE_ID_DP,
  2261. QDF_TRACE_LEVEL_ERROR,
  2262. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2263. goto fail1;
  2264. }
  2265. }
  2266. } else {
  2267. /* This will be incremented during per pdev ring setup */
  2268. soc->num_reo_dest_rings = 0;
  2269. }
  2270. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2271. /* LMAC RxDMA to SW Rings configuration */
  2272. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2273. /* Only valid for MCL */
  2274. struct dp_pdev *pdev = soc->pdev_list[0];
  2275. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2276. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2277. RXDMA_DST, 0, i,
  2278. entries)) {
  2279. QDF_TRACE(QDF_MODULE_ID_DP,
  2280. QDF_TRACE_LEVEL_ERROR,
  2281. FL(RNG_ERR "rxdma_err_dst_ring"));
  2282. goto fail1;
  2283. }
  2284. }
  2285. }
  2286. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2287. /* REO reinjection ring */
  2288. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2289. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2290. entries)) {
  2291. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2292. FL("dp_srng_setup failed for reo_reinject_ring"));
  2293. goto fail1;
  2294. }
  2295. /* Rx release ring */
  2296. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2297. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2298. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2299. FL("dp_srng_setup failed for rx_rel_ring"));
  2300. goto fail1;
  2301. }
  2302. /* Rx exception ring */
  2303. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2304. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2305. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2306. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2307. FL("dp_srng_setup failed for reo_exception_ring"));
  2308. goto fail1;
  2309. }
  2310. /* REO command and status rings */
  2311. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2312. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2313. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2314. FL("dp_srng_setup failed for reo_cmd_ring"));
  2315. goto fail1;
  2316. }
  2317. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2318. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2319. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2320. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2321. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2322. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2323. FL("dp_srng_setup failed for reo_status_ring"));
  2324. goto fail1;
  2325. }
  2326. qdf_spinlock_create(&soc->ast_lock);
  2327. dp_soc_wds_attach(soc);
  2328. /* Reset the cpu ring map if radio is NSS offloaded */
  2329. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2330. dp_soc_reset_cpu_ring_map(soc);
  2331. dp_soc_reset_intr_mask(soc);
  2332. }
  2333. /* Setup HW REO */
  2334. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2335. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2336. /*
  2337. * Reo ring remap is not required if both radios
  2338. * are offloaded to NSS
  2339. */
  2340. if (!dp_reo_remap_config(soc,
  2341. &reo_params.remap1,
  2342. &reo_params.remap2))
  2343. goto out;
  2344. reo_params.rx_hash_enabled = true;
  2345. }
  2346. /* setup the global rx defrag waitlist */
  2347. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2348. soc->rx.defrag.timeout_ms =
  2349. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2350. soc->rx.flags.defrag_timeout_check =
  2351. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2352. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2353. out:
  2354. /*
  2355. * set the fragment destination ring
  2356. */
  2357. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2358. hal_reo_setup(soc->hal_soc, &reo_params);
  2359. qdf_atomic_set(&soc->cmn_init_done, 1);
  2360. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2361. return 0;
  2362. fail1:
  2363. /*
  2364. * Cleanup will be done as part of soc_detach, which will
  2365. * be called on pdev attach failure
  2366. */
  2367. return QDF_STATUS_E_FAILURE;
  2368. }
  2369. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2370. static void dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2371. {
  2372. struct cdp_lro_hash_config lro_hash;
  2373. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2374. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2375. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2376. FL("LRO disabled RX hash disabled"));
  2377. return;
  2378. }
  2379. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2380. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  2381. lro_hash.lro_enable = 1;
  2382. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2383. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2384. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2385. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2386. }
  2387. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  2388. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2389. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2390. LRO_IPV4_SEED_ARR_SZ));
  2391. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2392. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2393. LRO_IPV6_SEED_ARR_SZ));
  2394. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2395. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2396. lro_hash.lro_enable, lro_hash.tcp_flag,
  2397. lro_hash.tcp_flag_mask);
  2398. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2399. QDF_TRACE_LEVEL_ERROR,
  2400. (void *)lro_hash.toeplitz_hash_ipv4,
  2401. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2402. LRO_IPV4_SEED_ARR_SZ));
  2403. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2404. QDF_TRACE_LEVEL_ERROR,
  2405. (void *)lro_hash.toeplitz_hash_ipv6,
  2406. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2407. LRO_IPV6_SEED_ARR_SZ));
  2408. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2409. if (soc->cdp_soc.ol_ops->lro_hash_config)
  2410. (void)soc->cdp_soc.ol_ops->lro_hash_config
  2411. (pdev->ctrl_pdev, &lro_hash);
  2412. }
  2413. /*
  2414. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2415. * @soc: data path SoC handle
  2416. * @pdev: Physical device handle
  2417. *
  2418. * Return: 0 - success, > 0 - failure
  2419. */
  2420. #ifdef QCA_HOST2FW_RXBUF_RING
  2421. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2422. struct dp_pdev *pdev)
  2423. {
  2424. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2425. int max_mac_rings;
  2426. int i;
  2427. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2428. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2429. for (i = 0; i < max_mac_rings; i++) {
  2430. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2431. "%s: pdev_id %d mac_id %d",
  2432. __func__, pdev->pdev_id, i);
  2433. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2434. RXDMA_BUF, 1, i,
  2435. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2436. QDF_TRACE(QDF_MODULE_ID_DP,
  2437. QDF_TRACE_LEVEL_ERROR,
  2438. FL("failed rx mac ring setup"));
  2439. return QDF_STATUS_E_FAILURE;
  2440. }
  2441. }
  2442. return QDF_STATUS_SUCCESS;
  2443. }
  2444. #else
  2445. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2446. struct dp_pdev *pdev)
  2447. {
  2448. return QDF_STATUS_SUCCESS;
  2449. }
  2450. #endif
  2451. /**
  2452. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2453. * @pdev - DP_PDEV handle
  2454. *
  2455. * Return: void
  2456. */
  2457. static inline void
  2458. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2459. {
  2460. uint8_t map_id;
  2461. struct dp_soc *soc = pdev->soc;
  2462. if (!soc)
  2463. return;
  2464. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2465. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2466. default_dscp_tid_map,
  2467. sizeof(default_dscp_tid_map));
  2468. }
  2469. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2470. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2471. default_dscp_tid_map,
  2472. map_id);
  2473. }
  2474. }
  2475. #ifdef IPA_OFFLOAD
  2476. /**
  2477. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2478. * @soc: data path instance
  2479. * @pdev: core txrx pdev context
  2480. *
  2481. * Return: QDF_STATUS_SUCCESS: success
  2482. * QDF_STATUS_E_RESOURCES: Error return
  2483. */
  2484. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2485. struct dp_pdev *pdev)
  2486. {
  2487. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2488. int entries;
  2489. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2490. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2491. /* Setup second Rx refill buffer ring */
  2492. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2493. IPA_RX_REFILL_BUF_RING_IDX,
  2494. pdev->pdev_id,
  2495. entries)) {
  2496. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2497. FL("dp_srng_setup failed second rx refill ring"));
  2498. return QDF_STATUS_E_FAILURE;
  2499. }
  2500. return QDF_STATUS_SUCCESS;
  2501. }
  2502. /**
  2503. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2504. * @soc: data path instance
  2505. * @pdev: core txrx pdev context
  2506. *
  2507. * Return: void
  2508. */
  2509. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2510. struct dp_pdev *pdev)
  2511. {
  2512. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2513. IPA_RX_REFILL_BUF_RING_IDX);
  2514. }
  2515. #else
  2516. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2517. struct dp_pdev *pdev)
  2518. {
  2519. return QDF_STATUS_SUCCESS;
  2520. }
  2521. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2522. struct dp_pdev *pdev)
  2523. {
  2524. }
  2525. #endif
  2526. #if !defined(DISABLE_MON_CONFIG)
  2527. /**
  2528. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2529. * @soc: soc handle
  2530. * @pdev: physical device handle
  2531. *
  2532. * Return: nonzero on failure and zero on success
  2533. */
  2534. static
  2535. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2536. {
  2537. int mac_id = 0;
  2538. int pdev_id = pdev->pdev_id;
  2539. int entries;
  2540. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2541. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2542. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2543. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2544. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2545. entries =
  2546. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2547. if (dp_srng_setup(soc,
  2548. &pdev->rxdma_mon_buf_ring[mac_id],
  2549. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2550. entries)) {
  2551. QDF_TRACE(QDF_MODULE_ID_DP,
  2552. QDF_TRACE_LEVEL_ERROR,
  2553. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2554. return QDF_STATUS_E_NOMEM;
  2555. }
  2556. entries =
  2557. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2558. if (dp_srng_setup(soc,
  2559. &pdev->rxdma_mon_dst_ring[mac_id],
  2560. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2561. entries)) {
  2562. QDF_TRACE(QDF_MODULE_ID_DP,
  2563. QDF_TRACE_LEVEL_ERROR,
  2564. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2565. return QDF_STATUS_E_NOMEM;
  2566. }
  2567. entries =
  2568. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2569. if (dp_srng_setup(soc,
  2570. &pdev->rxdma_mon_status_ring[mac_id],
  2571. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2572. entries)) {
  2573. QDF_TRACE(QDF_MODULE_ID_DP,
  2574. QDF_TRACE_LEVEL_ERROR,
  2575. FL(RNG_ERR "rxdma_mon_status_ring"));
  2576. return QDF_STATUS_E_NOMEM;
  2577. }
  2578. entries =
  2579. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2580. if (dp_srng_setup(soc,
  2581. &pdev->rxdma_mon_desc_ring[mac_id],
  2582. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2583. entries)) {
  2584. QDF_TRACE(QDF_MODULE_ID_DP,
  2585. QDF_TRACE_LEVEL_ERROR,
  2586. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2587. return QDF_STATUS_E_NOMEM;
  2588. }
  2589. } else {
  2590. entries =
  2591. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2592. if (dp_srng_setup(soc,
  2593. &pdev->rxdma_mon_status_ring[mac_id],
  2594. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2595. entries)) {
  2596. QDF_TRACE(QDF_MODULE_ID_DP,
  2597. QDF_TRACE_LEVEL_ERROR,
  2598. FL(RNG_ERR "rxdma_mon_status_ring"));
  2599. return QDF_STATUS_E_NOMEM;
  2600. }
  2601. }
  2602. }
  2603. return QDF_STATUS_SUCCESS;
  2604. }
  2605. #else
  2606. static
  2607. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2608. {
  2609. return QDF_STATUS_SUCCESS;
  2610. }
  2611. #endif
  2612. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2613. * @pdev_hdl: pdev handle
  2614. */
  2615. #ifdef ATH_SUPPORT_EXT_STAT
  2616. void dp_iterate_update_peer_list(void *pdev_hdl)
  2617. {
  2618. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2619. struct dp_vdev *vdev = NULL;
  2620. struct dp_peer *peer = NULL;
  2621. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2622. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2623. dp_cal_client_update_peer_stats(&peer->stats);
  2624. }
  2625. }
  2626. }
  2627. #else
  2628. void dp_iterate_update_peer_list(void *pdev_hdl)
  2629. {
  2630. }
  2631. #endif
  2632. /*
  2633. * dp_pdev_attach_wifi3() - attach txrx pdev
  2634. * @ctrl_pdev: Opaque PDEV object
  2635. * @txrx_soc: Datapath SOC handle
  2636. * @htc_handle: HTC handle for host-target interface
  2637. * @qdf_osdev: QDF OS device
  2638. * @pdev_id: PDEV ID
  2639. *
  2640. * Return: DP PDEV handle on success, NULL on failure
  2641. */
  2642. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2643. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2644. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2645. {
  2646. int tx_ring_size;
  2647. int tx_comp_ring_size;
  2648. int reo_dst_ring_size;
  2649. int entries;
  2650. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2651. int nss_cfg;
  2652. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2653. struct dp_pdev *pdev = NULL;
  2654. if (soc->dp_soc_reinit)
  2655. pdev = soc->pdev_list[pdev_id];
  2656. else
  2657. pdev = qdf_mem_malloc(sizeof(*pdev));
  2658. if (!pdev) {
  2659. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2660. FL("DP PDEV memory allocation failed"));
  2661. goto fail0;
  2662. }
  2663. /*
  2664. * Variable to prevent double pdev deinitialization during
  2665. * radio detach execution .i.e. in the absence of any vdev.
  2666. */
  2667. pdev->pdev_deinit = 0;
  2668. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  2669. if (!pdev->invalid_peer) {
  2670. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2671. FL("Invalid peer memory allocation failed"));
  2672. qdf_mem_free(pdev);
  2673. goto fail0;
  2674. }
  2675. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2676. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2677. if (!pdev->wlan_cfg_ctx) {
  2678. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2679. FL("pdev cfg_attach failed"));
  2680. qdf_mem_free(pdev->invalid_peer);
  2681. qdf_mem_free(pdev);
  2682. goto fail0;
  2683. }
  2684. /*
  2685. * set nss pdev config based on soc config
  2686. */
  2687. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2688. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2689. (nss_cfg & (1 << pdev_id)));
  2690. pdev->soc = soc;
  2691. pdev->ctrl_pdev = ctrl_pdev;
  2692. pdev->pdev_id = pdev_id;
  2693. soc->pdev_list[pdev_id] = pdev;
  2694. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2695. soc->pdev_count++;
  2696. TAILQ_INIT(&pdev->vdev_list);
  2697. qdf_spinlock_create(&pdev->vdev_list_lock);
  2698. pdev->vdev_count = 0;
  2699. qdf_spinlock_create(&pdev->tx_mutex);
  2700. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2701. TAILQ_INIT(&pdev->neighbour_peers_list);
  2702. pdev->neighbour_peers_added = false;
  2703. if (dp_soc_cmn_setup(soc)) {
  2704. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2705. FL("dp_soc_cmn_setup failed"));
  2706. goto fail1;
  2707. }
  2708. /* Setup per PDEV TCL rings if configured */
  2709. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2710. tx_ring_size =
  2711. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2712. tx_comp_ring_size =
  2713. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2714. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2715. pdev_id, pdev_id, tx_ring_size)) {
  2716. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2717. FL("dp_srng_setup failed for tcl_data_ring"));
  2718. goto fail1;
  2719. }
  2720. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2721. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2722. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2723. FL("dp_srng_setup failed for tx_comp_ring"));
  2724. goto fail1;
  2725. }
  2726. soc->num_tcl_data_rings++;
  2727. }
  2728. /* Tx specific init */
  2729. if (dp_tx_pdev_attach(pdev)) {
  2730. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2731. FL("dp_tx_pdev_attach failed"));
  2732. goto fail1;
  2733. }
  2734. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2735. /* Setup per PDEV REO rings if configured */
  2736. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2737. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2738. pdev_id, pdev_id, reo_dst_ring_size)) {
  2739. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2740. FL("dp_srng_setup failed for reo_dest_ringn"));
  2741. goto fail1;
  2742. }
  2743. soc->num_reo_dest_rings++;
  2744. }
  2745. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2746. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2747. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2748. FL("dp_srng_setup failed rx refill ring"));
  2749. goto fail1;
  2750. }
  2751. if (dp_rxdma_ring_setup(soc, pdev)) {
  2752. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2753. FL("RXDMA ring config failed"));
  2754. goto fail1;
  2755. }
  2756. if (dp_mon_rings_setup(soc, pdev)) {
  2757. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2758. FL("MONITOR rings setup failed"));
  2759. goto fail1;
  2760. }
  2761. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2762. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2763. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2764. 0, pdev_id,
  2765. entries)) {
  2766. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2767. FL(RNG_ERR "rxdma_err_dst_ring"));
  2768. goto fail1;
  2769. }
  2770. }
  2771. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2772. goto fail1;
  2773. if (dp_ipa_ring_resource_setup(soc, pdev))
  2774. goto fail1;
  2775. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2776. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2777. FL("dp_ipa_uc_attach failed"));
  2778. goto fail1;
  2779. }
  2780. /* Rx specific init */
  2781. if (dp_rx_pdev_attach(pdev)) {
  2782. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2783. FL("dp_rx_pdev_attach failed"));
  2784. goto fail1;
  2785. }
  2786. DP_STATS_INIT(pdev);
  2787. /* Monitor filter init */
  2788. pdev->mon_filter_mode = MON_FILTER_ALL;
  2789. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2790. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2791. pdev->fp_data_filter = FILTER_DATA_ALL;
  2792. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2793. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2794. pdev->mo_data_filter = FILTER_DATA_ALL;
  2795. dp_local_peer_id_pool_init(pdev);
  2796. dp_dscp_tid_map_setup(pdev);
  2797. /* Rx monitor mode specific init */
  2798. if (dp_rx_pdev_mon_attach(pdev)) {
  2799. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2800. "dp_rx_pdev_mon_attach failed");
  2801. goto fail1;
  2802. }
  2803. if (dp_wdi_event_attach(pdev)) {
  2804. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2805. "dp_wdi_evet_attach failed");
  2806. goto fail1;
  2807. }
  2808. /* set the reo destination during initialization */
  2809. pdev->reo_dest = pdev->pdev_id + 1;
  2810. /*
  2811. * initialize ppdu tlv list
  2812. */
  2813. TAILQ_INIT(&pdev->ppdu_info_list);
  2814. pdev->tlv_count = 0;
  2815. pdev->list_depth = 0;
  2816. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  2817. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  2818. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  2819. TRUE);
  2820. /* initlialize cal client timer */
  2821. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  2822. &dp_iterate_update_peer_list);
  2823. return (struct cdp_pdev *)pdev;
  2824. fail1:
  2825. dp_pdev_detach((struct cdp_pdev *)pdev, 0);
  2826. fail0:
  2827. return NULL;
  2828. }
  2829. /*
  2830. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2831. * @soc: data path SoC handle
  2832. * @pdev: Physical device handle
  2833. *
  2834. * Return: void
  2835. */
  2836. #ifdef QCA_HOST2FW_RXBUF_RING
  2837. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2838. struct dp_pdev *pdev)
  2839. {
  2840. int max_mac_rings =
  2841. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2842. int i;
  2843. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2844. max_mac_rings : MAX_RX_MAC_RINGS;
  2845. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2846. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2847. RXDMA_BUF, 1);
  2848. qdf_timer_free(&soc->mon_reap_timer);
  2849. }
  2850. #else
  2851. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2852. struct dp_pdev *pdev)
  2853. {
  2854. }
  2855. #endif
  2856. /*
  2857. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2858. * @pdev: device object
  2859. *
  2860. * Return: void
  2861. */
  2862. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2863. {
  2864. struct dp_neighbour_peer *peer = NULL;
  2865. struct dp_neighbour_peer *temp_peer = NULL;
  2866. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2867. neighbour_peer_list_elem, temp_peer) {
  2868. /* delete this peer from the list */
  2869. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2870. peer, neighbour_peer_list_elem);
  2871. qdf_mem_free(peer);
  2872. }
  2873. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2874. }
  2875. /**
  2876. * dp_htt_ppdu_stats_detach() - detach stats resources
  2877. * @pdev: Datapath PDEV handle
  2878. *
  2879. * Return: void
  2880. */
  2881. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2882. {
  2883. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2884. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2885. ppdu_info_list_elem, ppdu_info_next) {
  2886. if (!ppdu_info)
  2887. break;
  2888. qdf_assert_always(ppdu_info->nbuf);
  2889. qdf_nbuf_free(ppdu_info->nbuf);
  2890. qdf_mem_free(ppdu_info);
  2891. }
  2892. }
  2893. #if !defined(DISABLE_MON_CONFIG)
  2894. static
  2895. void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  2896. int mac_id)
  2897. {
  2898. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2899. dp_srng_cleanup(soc,
  2900. &pdev->rxdma_mon_buf_ring[mac_id],
  2901. RXDMA_MONITOR_BUF, 0);
  2902. dp_srng_cleanup(soc,
  2903. &pdev->rxdma_mon_dst_ring[mac_id],
  2904. RXDMA_MONITOR_DST, 0);
  2905. dp_srng_cleanup(soc,
  2906. &pdev->rxdma_mon_status_ring[mac_id],
  2907. RXDMA_MONITOR_STATUS, 0);
  2908. dp_srng_cleanup(soc,
  2909. &pdev->rxdma_mon_desc_ring[mac_id],
  2910. RXDMA_MONITOR_DESC, 0);
  2911. dp_srng_cleanup(soc,
  2912. &pdev->rxdma_err_dst_ring[mac_id],
  2913. RXDMA_DST, 0);
  2914. } else {
  2915. dp_srng_cleanup(soc,
  2916. &pdev->rxdma_mon_status_ring[mac_id],
  2917. RXDMA_MONITOR_STATUS, 0);
  2918. dp_srng_cleanup(soc,
  2919. &pdev->rxdma_err_dst_ring[mac_id],
  2920. RXDMA_DST, 0);
  2921. }
  2922. }
  2923. #else
  2924. static void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  2925. int mac_id)
  2926. {
  2927. }
  2928. #endif
  2929. /**
  2930. * dp_mon_ring_deinit() - Placeholder to deinitialize Monitor rings
  2931. *
  2932. * @soc: soc handle
  2933. * @pdev: datapath physical dev handle
  2934. * @mac_id: mac number
  2935. *
  2936. * Return: None
  2937. */
  2938. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2939. int mac_id)
  2940. {
  2941. }
  2942. /**
  2943. * dp_pdev_mem_reset() - Reset txrx pdev memory
  2944. * @pdev: dp pdev handle
  2945. *
  2946. * Return: None
  2947. */
  2948. static void dp_pdev_mem_reset(struct dp_pdev *pdev)
  2949. {
  2950. uint16_t len = 0;
  2951. uint8_t *dp_pdev_offset = (uint8_t *)pdev;
  2952. len = sizeof(struct dp_pdev) -
  2953. offsetof(struct dp_pdev, pdev_deinit) -
  2954. sizeof(pdev->pdev_deinit);
  2955. dp_pdev_offset = dp_pdev_offset +
  2956. offsetof(struct dp_pdev, pdev_deinit) +
  2957. sizeof(pdev->pdev_deinit);
  2958. qdf_mem_zero(dp_pdev_offset, len);
  2959. }
  2960. /**
  2961. * dp_pdev_deinit() - Deinit txrx pdev
  2962. * @txrx_pdev: Datapath PDEV handle
  2963. * @force: Force deinit
  2964. *
  2965. * Return: None
  2966. */
  2967. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  2968. {
  2969. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2970. struct dp_soc *soc = pdev->soc;
  2971. qdf_nbuf_t curr_nbuf, next_nbuf;
  2972. int mac_id;
  2973. /*
  2974. * Prevent double pdev deinitialization during radio detach
  2975. * execution .i.e. in the absence of any vdev
  2976. */
  2977. if (pdev->pdev_deinit)
  2978. return;
  2979. pdev->pdev_deinit = 1;
  2980. dp_wdi_event_detach(pdev);
  2981. dp_tx_pdev_detach(pdev);
  2982. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2983. dp_srng_deinit(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2984. TCL_DATA, pdev->pdev_id);
  2985. dp_srng_deinit(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2986. WBM2SW_RELEASE, pdev->pdev_id);
  2987. }
  2988. dp_pktlogmod_exit(pdev);
  2989. dp_rx_pdev_detach(pdev);
  2990. dp_rx_pdev_mon_detach(pdev);
  2991. dp_neighbour_peers_detach(pdev);
  2992. qdf_spinlock_destroy(&pdev->tx_mutex);
  2993. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  2994. dp_ipa_uc_detach(soc, pdev);
  2995. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  2996. /* Cleanup per PDEV REO rings if configured */
  2997. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2998. dp_srng_deinit(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2999. REO_DST, pdev->pdev_id);
  3000. }
  3001. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3002. dp_rxdma_ring_cleanup(soc, pdev);
  3003. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3004. dp_mon_ring_deinit(soc, pdev, mac_id);
  3005. dp_srng_deinit(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3006. RXDMA_DST, 0);
  3007. }
  3008. curr_nbuf = pdev->invalid_peer_head_msdu;
  3009. while (curr_nbuf) {
  3010. next_nbuf = qdf_nbuf_next(curr_nbuf);
  3011. qdf_nbuf_free(curr_nbuf);
  3012. curr_nbuf = next_nbuf;
  3013. }
  3014. pdev->invalid_peer_head_msdu = NULL;
  3015. pdev->invalid_peer_tail_msdu = NULL;
  3016. dp_htt_ppdu_stats_detach(pdev);
  3017. qdf_nbuf_free(pdev->sojourn_buf);
  3018. dp_cal_client_detach(&pdev->cal_client_ctx);
  3019. soc->pdev_count--;
  3020. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  3021. qdf_mem_free(pdev->invalid_peer);
  3022. qdf_mem_free(pdev->dp_txrx_handle);
  3023. dp_pdev_mem_reset(pdev);
  3024. }
  3025. /**
  3026. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  3027. * @txrx_pdev: Datapath PDEV handle
  3028. * @force: Force deinit
  3029. *
  3030. * Return: None
  3031. */
  3032. static void dp_pdev_deinit_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3033. {
  3034. dp_pdev_deinit(txrx_pdev, force);
  3035. }
  3036. /*
  3037. * dp_pdev_detach() - Complete rest of pdev detach
  3038. * @txrx_pdev: Datapath PDEV handle
  3039. * @force: Force deinit
  3040. *
  3041. * Return: None
  3042. */
  3043. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  3044. {
  3045. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3046. struct dp_soc *soc = pdev->soc;
  3047. int mac_id;
  3048. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3049. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3050. TCL_DATA, pdev->pdev_id);
  3051. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3052. WBM2SW_RELEASE, pdev->pdev_id);
  3053. }
  3054. dp_mon_link_free(pdev);
  3055. /* Cleanup per PDEV REO rings if configured */
  3056. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3057. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3058. REO_DST, pdev->pdev_id);
  3059. }
  3060. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3061. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3062. dp_mon_ring_cleanup(soc, pdev, mac_id);
  3063. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3064. RXDMA_DST, 0);
  3065. }
  3066. soc->pdev_list[pdev->pdev_id] = NULL;
  3067. qdf_mem_free(pdev);
  3068. }
  3069. /*
  3070. * dp_pdev_detach_wifi3() - detach txrx pdev
  3071. * @txrx_pdev: Datapath PDEV handle
  3072. * @force: Force detach
  3073. *
  3074. * Return: None
  3075. */
  3076. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3077. {
  3078. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3079. struct dp_soc *soc = pdev->soc;
  3080. if (soc->dp_soc_reinit) {
  3081. dp_pdev_detach(txrx_pdev, force);
  3082. } else {
  3083. dp_pdev_deinit(txrx_pdev, force);
  3084. dp_pdev_detach(txrx_pdev, force);
  3085. }
  3086. }
  3087. /*
  3088. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  3089. * @soc: DP SOC handle
  3090. */
  3091. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  3092. {
  3093. struct reo_desc_list_node *desc;
  3094. struct dp_rx_tid *rx_tid;
  3095. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  3096. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  3097. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  3098. rx_tid = &desc->rx_tid;
  3099. qdf_mem_unmap_nbytes_single(soc->osdev,
  3100. rx_tid->hw_qdesc_paddr,
  3101. QDF_DMA_BIDIRECTIONAL,
  3102. rx_tid->hw_qdesc_alloc_size);
  3103. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  3104. qdf_mem_free(desc);
  3105. }
  3106. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  3107. qdf_list_destroy(&soc->reo_desc_freelist);
  3108. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  3109. }
  3110. /**
  3111. * dp_soc_mem_reset() - Reset Dp Soc memory
  3112. * @soc: DP handle
  3113. *
  3114. * Return: None
  3115. */
  3116. static void dp_soc_mem_reset(struct dp_soc *soc)
  3117. {
  3118. uint16_t len = 0;
  3119. uint8_t *dp_soc_offset = (uint8_t *)soc;
  3120. len = sizeof(struct dp_soc) -
  3121. offsetof(struct dp_soc, dp_soc_reinit) -
  3122. sizeof(soc->dp_soc_reinit);
  3123. dp_soc_offset = dp_soc_offset +
  3124. offsetof(struct dp_soc, dp_soc_reinit) +
  3125. sizeof(soc->dp_soc_reinit);
  3126. qdf_mem_zero(dp_soc_offset, len);
  3127. }
  3128. /**
  3129. * dp_soc_deinit() - Deinitialize txrx SOC
  3130. * @txrx_soc: Opaque DP SOC handle
  3131. *
  3132. * Return: None
  3133. */
  3134. static void dp_soc_deinit(void *txrx_soc)
  3135. {
  3136. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3137. int i;
  3138. qdf_atomic_set(&soc->cmn_init_done, 0);
  3139. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3140. if (soc->pdev_list[i])
  3141. dp_pdev_deinit((struct cdp_pdev *)
  3142. soc->pdev_list[i], 1);
  3143. }
  3144. qdf_flush_work(&soc->htt_stats.work);
  3145. qdf_disable_work(&soc->htt_stats.work);
  3146. /* Free pending htt stats messages */
  3147. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  3148. dp_reo_cmdlist_destroy(soc);
  3149. dp_peer_find_detach(soc);
  3150. /* Free the ring memories */
  3151. /* Common rings */
  3152. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3153. /* Tx data rings */
  3154. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3155. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3156. dp_srng_deinit(soc, &soc->tcl_data_ring[i],
  3157. TCL_DATA, i);
  3158. dp_srng_deinit(soc, &soc->tx_comp_ring[i],
  3159. WBM2SW_RELEASE, i);
  3160. }
  3161. }
  3162. /* TCL command and status rings */
  3163. dp_srng_deinit(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3164. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3165. /* Rx data rings */
  3166. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3167. soc->num_reo_dest_rings =
  3168. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3169. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3170. /* TODO: Get number of rings and ring sizes
  3171. * from wlan_cfg
  3172. */
  3173. dp_srng_deinit(soc, &soc->reo_dest_ring[i],
  3174. REO_DST, i);
  3175. }
  3176. }
  3177. /* REO reinjection ring */
  3178. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3179. /* Rx release ring */
  3180. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3181. /* Rx exception ring */
  3182. /* TODO: Better to store ring_type and ring_num in
  3183. * dp_srng during setup
  3184. */
  3185. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3186. /* REO command and status rings */
  3187. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3188. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3189. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  3190. qdf_spinlock_destroy(&soc->htt_stats.lock);
  3191. htt_soc_detach(soc->htt_handle);
  3192. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  3193. dp_reo_cmdlist_destroy(soc);
  3194. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  3195. dp_reo_desc_freelist_destroy(soc);
  3196. dp_soc_wds_detach(soc);
  3197. qdf_spinlock_destroy(&soc->ast_lock);
  3198. dp_soc_mem_reset(soc);
  3199. }
  3200. /**
  3201. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  3202. * @txrx_soc: Opaque DP SOC handle
  3203. *
  3204. * Return: None
  3205. */
  3206. static void dp_soc_deinit_wifi3(void *txrx_soc)
  3207. {
  3208. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3209. soc->dp_soc_reinit = 1;
  3210. dp_soc_deinit(txrx_soc);
  3211. }
  3212. /*
  3213. * dp_soc_detach() - Detach rest of txrx SOC
  3214. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3215. *
  3216. * Return: None
  3217. */
  3218. static void dp_soc_detach(void *txrx_soc)
  3219. {
  3220. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3221. int i;
  3222. qdf_atomic_set(&soc->cmn_init_done, 0);
  3223. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  3224. * SW descriptors
  3225. */
  3226. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3227. if (soc->pdev_list[i])
  3228. dp_pdev_detach((struct cdp_pdev *)
  3229. soc->pdev_list[i], 1);
  3230. }
  3231. /* Free the ring memories */
  3232. /* Common rings */
  3233. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3234. dp_tx_soc_detach(soc);
  3235. /* Tx data rings */
  3236. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3237. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3238. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  3239. TCL_DATA, i);
  3240. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  3241. WBM2SW_RELEASE, i);
  3242. }
  3243. }
  3244. /* TCL command and status rings */
  3245. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3246. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3247. /* Rx data rings */
  3248. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3249. soc->num_reo_dest_rings =
  3250. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3251. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3252. /* TODO: Get number of rings and ring sizes
  3253. * from wlan_cfg
  3254. */
  3255. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  3256. REO_DST, i);
  3257. }
  3258. }
  3259. /* REO reinjection ring */
  3260. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3261. /* Rx release ring */
  3262. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3263. /* Rx exception ring */
  3264. /* TODO: Better to store ring_type and ring_num in
  3265. * dp_srng during setup
  3266. */
  3267. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3268. /* REO command and status rings */
  3269. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3270. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3271. dp_hw_link_desc_pool_cleanup(soc);
  3272. soc->dp_soc_reinit = 0;
  3273. htt_soc_detach(soc->htt_handle);
  3274. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  3275. qdf_mem_free(soc);
  3276. }
  3277. /*
  3278. * dp_soc_detach_wifi3() - Detach txrx SOC
  3279. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3280. *
  3281. * Return: None
  3282. */
  3283. static void dp_soc_detach_wifi3(void *txrx_soc)
  3284. {
  3285. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3286. if (soc->dp_soc_reinit) {
  3287. dp_soc_detach(txrx_soc);
  3288. } else {
  3289. dp_soc_deinit(txrx_soc);
  3290. dp_soc_detach(txrx_soc);
  3291. }
  3292. }
  3293. #if !defined(DISABLE_MON_CONFIG)
  3294. /**
  3295. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  3296. * @soc: soc handle
  3297. * @pdev: physical device handle
  3298. * @mac_id: ring number
  3299. * @mac_for_pdev: mac_id
  3300. *
  3301. * Return: non-zero for failure, zero for success
  3302. */
  3303. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3304. struct dp_pdev *pdev,
  3305. int mac_id,
  3306. int mac_for_pdev)
  3307. {
  3308. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3309. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3310. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3311. pdev->rxdma_mon_buf_ring[mac_id]
  3312. .hal_srng,
  3313. RXDMA_MONITOR_BUF);
  3314. if (status != QDF_STATUS_SUCCESS) {
  3315. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  3316. return status;
  3317. }
  3318. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3319. pdev->rxdma_mon_dst_ring[mac_id]
  3320. .hal_srng,
  3321. RXDMA_MONITOR_DST);
  3322. if (status != QDF_STATUS_SUCCESS) {
  3323. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  3324. return status;
  3325. }
  3326. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3327. pdev->rxdma_mon_status_ring[mac_id]
  3328. .hal_srng,
  3329. RXDMA_MONITOR_STATUS);
  3330. if (status != QDF_STATUS_SUCCESS) {
  3331. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3332. return status;
  3333. }
  3334. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3335. pdev->rxdma_mon_desc_ring[mac_id]
  3336. .hal_srng,
  3337. RXDMA_MONITOR_DESC);
  3338. if (status != QDF_STATUS_SUCCESS) {
  3339. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3340. return status;
  3341. }
  3342. } else {
  3343. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3344. pdev->rxdma_mon_status_ring[mac_id]
  3345. .hal_srng,
  3346. RXDMA_MONITOR_STATUS);
  3347. if (status != QDF_STATUS_SUCCESS) {
  3348. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3349. return status;
  3350. }
  3351. }
  3352. return status;
  3353. }
  3354. #else
  3355. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3356. struct dp_pdev *pdev,
  3357. int mac_id,
  3358. int mac_for_pdev)
  3359. {
  3360. return QDF_STATUS_SUCCESS;
  3361. }
  3362. #endif
  3363. /*
  3364. * dp_rxdma_ring_config() - configure the RX DMA rings
  3365. *
  3366. * This function is used to configure the MAC rings.
  3367. * On MCL host provides buffers in Host2FW ring
  3368. * FW refills (copies) buffers to the ring and updates
  3369. * ring_idx in register
  3370. *
  3371. * @soc: data path SoC handle
  3372. *
  3373. * Return: zero on success, non-zero on failure
  3374. */
  3375. #ifdef QCA_HOST2FW_RXBUF_RING
  3376. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3377. {
  3378. int i;
  3379. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3380. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3381. struct dp_pdev *pdev = soc->pdev_list[i];
  3382. if (pdev) {
  3383. int mac_id;
  3384. bool dbs_enable = 0;
  3385. int max_mac_rings =
  3386. wlan_cfg_get_num_mac_rings
  3387. (pdev->wlan_cfg_ctx);
  3388. htt_srng_setup(soc->htt_handle, 0,
  3389. pdev->rx_refill_buf_ring.hal_srng,
  3390. RXDMA_BUF);
  3391. if (pdev->rx_refill_buf_ring2.hal_srng)
  3392. htt_srng_setup(soc->htt_handle, 0,
  3393. pdev->rx_refill_buf_ring2.hal_srng,
  3394. RXDMA_BUF);
  3395. if (soc->cdp_soc.ol_ops->
  3396. is_hw_dbs_2x2_capable) {
  3397. dbs_enable = soc->cdp_soc.ol_ops->
  3398. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3399. }
  3400. if (dbs_enable) {
  3401. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3402. QDF_TRACE_LEVEL_ERROR,
  3403. FL("DBS enabled max_mac_rings %d"),
  3404. max_mac_rings);
  3405. } else {
  3406. max_mac_rings = 1;
  3407. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3408. QDF_TRACE_LEVEL_ERROR,
  3409. FL("DBS disabled, max_mac_rings %d"),
  3410. max_mac_rings);
  3411. }
  3412. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3413. FL("pdev_id %d max_mac_rings %d"),
  3414. pdev->pdev_id, max_mac_rings);
  3415. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3416. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3417. mac_id, pdev->pdev_id);
  3418. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3419. QDF_TRACE_LEVEL_ERROR,
  3420. FL("mac_id %d"), mac_for_pdev);
  3421. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3422. pdev->rx_mac_buf_ring[mac_id]
  3423. .hal_srng,
  3424. RXDMA_BUF);
  3425. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3426. pdev->rxdma_err_dst_ring[mac_id]
  3427. .hal_srng,
  3428. RXDMA_DST);
  3429. /* Configure monitor mode rings */
  3430. status = dp_mon_htt_srng_setup(soc, pdev,
  3431. mac_id,
  3432. mac_for_pdev);
  3433. if (status != QDF_STATUS_SUCCESS) {
  3434. dp_err("Failed to send htt monitor messages to target");
  3435. return status;
  3436. }
  3437. }
  3438. }
  3439. }
  3440. /*
  3441. * Timer to reap rxdma status rings.
  3442. * Needed until we enable ppdu end interrupts
  3443. */
  3444. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3445. dp_service_mon_rings, (void *)soc,
  3446. QDF_TIMER_TYPE_WAKE_APPS);
  3447. soc->reap_timer_init = 1;
  3448. return status;
  3449. }
  3450. #else
  3451. /* This is only for WIN */
  3452. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3453. {
  3454. int i;
  3455. int mac_id;
  3456. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3457. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3458. struct dp_pdev *pdev = soc->pdev_list[i];
  3459. if (pdev == NULL)
  3460. continue;
  3461. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3462. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3463. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3464. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3465. #ifndef DISABLE_MON_CONFIG
  3466. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3467. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3468. RXDMA_MONITOR_BUF);
  3469. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3470. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3471. RXDMA_MONITOR_DST);
  3472. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3473. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3474. RXDMA_MONITOR_STATUS);
  3475. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3476. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3477. RXDMA_MONITOR_DESC);
  3478. #endif
  3479. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3480. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3481. RXDMA_DST);
  3482. }
  3483. }
  3484. return status;
  3485. }
  3486. #endif
  3487. /*
  3488. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3489. * @cdp_soc: Opaque Datapath SOC handle
  3490. *
  3491. * Return: zero on success, non-zero on failure
  3492. */
  3493. static QDF_STATUS
  3494. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3495. {
  3496. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3497. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3498. htt_soc_attach_target(soc->htt_handle);
  3499. status = dp_rxdma_ring_config(soc);
  3500. if (status != QDF_STATUS_SUCCESS) {
  3501. dp_err("Failed to send htt srng setup messages to target");
  3502. return status;
  3503. }
  3504. DP_STATS_INIT(soc);
  3505. /* initialize work queue for stats processing */
  3506. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3507. return QDF_STATUS_SUCCESS;
  3508. }
  3509. /*
  3510. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3511. * @txrx_soc: Datapath SOC handle
  3512. */
  3513. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3514. {
  3515. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3516. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3517. }
  3518. /*
  3519. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3520. * @txrx_soc: Datapath SOC handle
  3521. * @nss_cfg: nss config
  3522. */
  3523. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3524. {
  3525. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3526. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3527. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3528. /*
  3529. * TODO: masked out based on the per offloaded radio
  3530. */
  3531. switch (config) {
  3532. case dp_nss_cfg_default:
  3533. break;
  3534. case dp_nss_cfg_dbdc:
  3535. case dp_nss_cfg_dbtc:
  3536. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3537. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3538. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3539. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3540. break;
  3541. default:
  3542. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3543. "Invalid offload config %d", config);
  3544. }
  3545. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3546. FL("nss-wifi<0> nss config is enabled"));
  3547. }
  3548. /*
  3549. * dp_vdev_attach_wifi3() - attach txrx vdev
  3550. * @txrx_pdev: Datapath PDEV handle
  3551. * @vdev_mac_addr: MAC address of the virtual interface
  3552. * @vdev_id: VDEV Id
  3553. * @wlan_op_mode: VDEV operating mode
  3554. *
  3555. * Return: DP VDEV handle on success, NULL on failure
  3556. */
  3557. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3558. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3559. {
  3560. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3561. struct dp_soc *soc = pdev->soc;
  3562. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3563. if (!vdev) {
  3564. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3565. FL("DP VDEV memory allocation failed"));
  3566. goto fail0;
  3567. }
  3568. vdev->pdev = pdev;
  3569. vdev->vdev_id = vdev_id;
  3570. vdev->opmode = op_mode;
  3571. vdev->osdev = soc->osdev;
  3572. vdev->osif_rx = NULL;
  3573. vdev->osif_rsim_rx_decap = NULL;
  3574. vdev->osif_get_key = NULL;
  3575. vdev->osif_rx_mon = NULL;
  3576. vdev->osif_tx_free_ext = NULL;
  3577. vdev->osif_vdev = NULL;
  3578. vdev->delete.pending = 0;
  3579. vdev->safemode = 0;
  3580. vdev->drop_unenc = 1;
  3581. vdev->sec_type = cdp_sec_type_none;
  3582. #ifdef notyet
  3583. vdev->filters_num = 0;
  3584. #endif
  3585. qdf_mem_copy(
  3586. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3587. /* TODO: Initialize default HTT meta data that will be used in
  3588. * TCL descriptors for packets transmitted from this VDEV
  3589. */
  3590. TAILQ_INIT(&vdev->peer_list);
  3591. if (wlan_op_mode_monitor == vdev->opmode) {
  3592. pdev->monitor_vdev = vdev;
  3593. return (struct cdp_vdev *)vdev;
  3594. }
  3595. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3596. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3597. vdev->dscp_tid_map_id = 0;
  3598. vdev->mcast_enhancement_en = 0;
  3599. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3600. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3601. /* add this vdev into the pdev's list */
  3602. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3603. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3604. pdev->vdev_count++;
  3605. dp_tx_vdev_attach(vdev);
  3606. if ((soc->intr_mode == DP_INTR_POLL) &&
  3607. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3608. if (pdev->vdev_count == 1)
  3609. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3610. }
  3611. if (pdev->vdev_count == 1)
  3612. dp_lro_hash_setup(soc, pdev);
  3613. /* LRO */
  3614. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  3615. wlan_op_mode_sta == vdev->opmode)
  3616. vdev->lro_enable = true;
  3617. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3618. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  3619. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3620. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3621. DP_STATS_INIT(vdev);
  3622. if (wlan_op_mode_sta == vdev->opmode)
  3623. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3624. vdev->mac_addr.raw,
  3625. NULL);
  3626. return (struct cdp_vdev *)vdev;
  3627. fail0:
  3628. return NULL;
  3629. }
  3630. /**
  3631. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3632. * @vdev: Datapath VDEV handle
  3633. * @osif_vdev: OSIF vdev handle
  3634. * @ctrl_vdev: UMAC vdev handle
  3635. * @txrx_ops: Tx and Rx operations
  3636. *
  3637. * Return: DP VDEV handle on success, NULL on failure
  3638. */
  3639. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3640. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3641. struct ol_txrx_ops *txrx_ops)
  3642. {
  3643. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3644. vdev->osif_vdev = osif_vdev;
  3645. vdev->ctrl_vdev = ctrl_vdev;
  3646. vdev->osif_rx = txrx_ops->rx.rx;
  3647. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3648. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3649. vdev->osif_get_key = txrx_ops->get_key;
  3650. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3651. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3652. #ifdef notyet
  3653. #if ATH_SUPPORT_WAPI
  3654. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3655. #endif
  3656. #endif
  3657. #ifdef UMAC_SUPPORT_PROXY_ARP
  3658. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3659. #endif
  3660. vdev->me_convert = txrx_ops->me_convert;
  3661. /* TODO: Enable the following once Tx code is integrated */
  3662. if (vdev->mesh_vdev)
  3663. txrx_ops->tx.tx = dp_tx_send_mesh;
  3664. else
  3665. txrx_ops->tx.tx = dp_tx_send;
  3666. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3667. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3668. "DP Vdev Register success");
  3669. }
  3670. /**
  3671. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3672. * @vdev: Datapath VDEV handle
  3673. *
  3674. * Return: void
  3675. */
  3676. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  3677. {
  3678. struct dp_pdev *pdev = vdev->pdev;
  3679. struct dp_soc *soc = pdev->soc;
  3680. struct dp_peer *peer;
  3681. uint16_t *peer_ids;
  3682. uint8_t i = 0, j = 0;
  3683. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3684. if (!peer_ids) {
  3685. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3686. "DP alloc failure - unable to flush peers");
  3687. return;
  3688. }
  3689. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3690. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3691. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3692. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3693. if (j < soc->max_peers)
  3694. peer_ids[j++] = peer->peer_ids[i];
  3695. }
  3696. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3697. for (i = 0; i < j ; i++)
  3698. dp_rx_peer_unmap_handler(soc, peer_ids[i], vdev->vdev_id,
  3699. NULL, 0);
  3700. qdf_mem_free(peer_ids);
  3701. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3702. FL("Flushed peers for vdev object %pK "), vdev);
  3703. }
  3704. /*
  3705. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3706. * @txrx_vdev: Datapath VDEV handle
  3707. * @callback: Callback OL_IF on completion of detach
  3708. * @cb_context: Callback context
  3709. *
  3710. */
  3711. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3712. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3713. {
  3714. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3715. struct dp_pdev *pdev = vdev->pdev;
  3716. struct dp_soc *soc = pdev->soc;
  3717. struct dp_neighbour_peer *peer = NULL;
  3718. /* preconditions */
  3719. qdf_assert(vdev);
  3720. if (wlan_op_mode_monitor == vdev->opmode)
  3721. goto free_vdev;
  3722. if (wlan_op_mode_sta == vdev->opmode)
  3723. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3724. /*
  3725. * If Target is hung, flush all peers before detaching vdev
  3726. * this will free all references held due to missing
  3727. * unmap commands from Target
  3728. */
  3729. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  3730. dp_vdev_flush_peers(vdev);
  3731. /*
  3732. * Use peer_ref_mutex while accessing peer_list, in case
  3733. * a peer is in the process of being removed from the list.
  3734. */
  3735. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3736. /* check that the vdev has no peers allocated */
  3737. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3738. /* debug print - will be removed later */
  3739. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3740. FL("not deleting vdev object %pK (%pM)"
  3741. "until deletion finishes for all its peers"),
  3742. vdev, vdev->mac_addr.raw);
  3743. /* indicate that the vdev needs to be deleted */
  3744. vdev->delete.pending = 1;
  3745. vdev->delete.callback = callback;
  3746. vdev->delete.context = cb_context;
  3747. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3748. return;
  3749. }
  3750. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3751. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3752. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3753. neighbour_peer_list_elem) {
  3754. QDF_ASSERT(peer->vdev != vdev);
  3755. }
  3756. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3757. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3758. dp_tx_vdev_detach(vdev);
  3759. /* remove the vdev from its parent pdev's list */
  3760. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3761. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3762. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3763. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3764. free_vdev:
  3765. qdf_mem_free(vdev);
  3766. if (callback)
  3767. callback(cb_context);
  3768. }
  3769. /*
  3770. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3771. * @soc - datapath soc handle
  3772. * @peer - datapath peer handle
  3773. *
  3774. * Delete the AST entries belonging to a peer
  3775. */
  3776. #ifdef FEATURE_AST
  3777. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3778. struct dp_peer *peer)
  3779. {
  3780. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3781. qdf_spin_lock_bh(&soc->ast_lock);
  3782. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3783. dp_peer_del_ast(soc, ast_entry);
  3784. peer->self_ast_entry = NULL;
  3785. TAILQ_INIT(&peer->ast_entry_list);
  3786. qdf_spin_unlock_bh(&soc->ast_lock);
  3787. }
  3788. #else
  3789. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3790. struct dp_peer *peer)
  3791. {
  3792. }
  3793. #endif
  3794. #if ATH_SUPPORT_WRAP
  3795. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3796. uint8_t *peer_mac_addr)
  3797. {
  3798. struct dp_peer *peer;
  3799. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3800. 0, vdev->vdev_id);
  3801. if (!peer)
  3802. return NULL;
  3803. if (peer->bss_peer)
  3804. return peer;
  3805. dp_peer_unref_delete(peer);
  3806. return NULL;
  3807. }
  3808. #else
  3809. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3810. uint8_t *peer_mac_addr)
  3811. {
  3812. struct dp_peer *peer;
  3813. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3814. 0, vdev->vdev_id);
  3815. if (!peer)
  3816. return NULL;
  3817. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3818. return peer;
  3819. dp_peer_unref_delete(peer);
  3820. return NULL;
  3821. }
  3822. #endif
  3823. #if defined(FEATURE_AST)
  3824. #if !defined(AST_HKV1_WORKAROUND)
  3825. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3826. uint8_t *peer_mac_addr)
  3827. {
  3828. struct dp_ast_entry *ast_entry;
  3829. qdf_spin_lock_bh(&soc->ast_lock);
  3830. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  3831. if (ast_entry && ast_entry->next_hop)
  3832. dp_peer_del_ast(soc, ast_entry);
  3833. qdf_spin_unlock_bh(&soc->ast_lock);
  3834. }
  3835. #else
  3836. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3837. uint8_t *peer_mac_addr)
  3838. {
  3839. struct dp_ast_entry *ast_entry;
  3840. if (soc->ast_override_support) {
  3841. qdf_spin_lock_bh(&soc->ast_lock);
  3842. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  3843. if (ast_entry && ast_entry->next_hop)
  3844. dp_peer_del_ast(soc, ast_entry);
  3845. qdf_spin_unlock_bh(&soc->ast_lock);
  3846. }
  3847. }
  3848. #endif
  3849. #else
  3850. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3851. uint8_t *peer_mac_addr)
  3852. {
  3853. }
  3854. #endif
  3855. /*
  3856. * dp_peer_create_wifi3() - attach txrx peer
  3857. * @txrx_vdev: Datapath VDEV handle
  3858. * @peer_mac_addr: Peer MAC address
  3859. *
  3860. * Return: DP peeer handle on success, NULL on failure
  3861. */
  3862. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3863. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  3864. {
  3865. struct dp_peer *peer;
  3866. int i;
  3867. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3868. struct dp_pdev *pdev;
  3869. struct dp_soc *soc;
  3870. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  3871. /* preconditions */
  3872. qdf_assert(vdev);
  3873. qdf_assert(peer_mac_addr);
  3874. pdev = vdev->pdev;
  3875. soc = pdev->soc;
  3876. /*
  3877. * If a peer entry with given MAC address already exists,
  3878. * reuse the peer and reset the state of peer.
  3879. */
  3880. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  3881. if (peer) {
  3882. qdf_atomic_init(&peer->is_default_route_set);
  3883. dp_peer_cleanup(vdev, peer);
  3884. peer->delete_in_progress = false;
  3885. dp_peer_delete_ast_entries(soc, peer);
  3886. if ((vdev->opmode == wlan_op_mode_sta) &&
  3887. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3888. DP_MAC_ADDR_LEN)) {
  3889. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3890. }
  3891. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3892. /*
  3893. * Control path maintains a node count which is incremented
  3894. * for every new peer create command. Since new peer is not being
  3895. * created and earlier reference is reused here,
  3896. * peer_unref_delete event is sent to control path to
  3897. * increment the count back.
  3898. */
  3899. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3900. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3901. vdev->vdev_id, peer->mac_addr.raw);
  3902. }
  3903. peer->ctrl_peer = ctrl_peer;
  3904. dp_local_peer_id_alloc(pdev, peer);
  3905. DP_STATS_INIT(peer);
  3906. return (void *)peer;
  3907. } else {
  3908. /*
  3909. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  3910. * need to remove the AST entry which was earlier added as a WDS
  3911. * entry.
  3912. * If an AST entry exists, but no peer entry exists with a given
  3913. * MAC addresses, we could deduce it as a WDS entry
  3914. */
  3915. dp_peer_ast_handle_roam_del(soc, peer_mac_addr);
  3916. }
  3917. #ifdef notyet
  3918. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3919. soc->mempool_ol_ath_peer);
  3920. #else
  3921. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3922. #endif
  3923. if (!peer)
  3924. return NULL; /* failure */
  3925. qdf_mem_zero(peer, sizeof(struct dp_peer));
  3926. TAILQ_INIT(&peer->ast_entry_list);
  3927. /* store provided params */
  3928. peer->vdev = vdev;
  3929. peer->ctrl_peer = ctrl_peer;
  3930. if ((vdev->opmode == wlan_op_mode_sta) &&
  3931. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3932. DP_MAC_ADDR_LEN)) {
  3933. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3934. }
  3935. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3936. qdf_spinlock_create(&peer->peer_info_lock);
  3937. qdf_mem_copy(
  3938. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3939. /* TODO: See of rx_opt_proc is really required */
  3940. peer->rx_opt_proc = soc->rx_opt_proc;
  3941. /* initialize the peer_id */
  3942. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3943. peer->peer_ids[i] = HTT_INVALID_PEER;
  3944. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3945. qdf_atomic_init(&peer->ref_cnt);
  3946. /* keep one reference for attach */
  3947. qdf_atomic_inc(&peer->ref_cnt);
  3948. /* add this peer into the vdev's list */
  3949. if (wlan_op_mode_sta == vdev->opmode)
  3950. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  3951. else
  3952. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  3953. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3954. /* TODO: See if hash based search is required */
  3955. dp_peer_find_hash_add(soc, peer);
  3956. /* Initialize the peer state */
  3957. peer->state = OL_TXRX_PEER_STATE_DISC;
  3958. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3959. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  3960. vdev, peer, peer->mac_addr.raw,
  3961. qdf_atomic_read(&peer->ref_cnt));
  3962. /*
  3963. * For every peer MAp message search and set if bss_peer
  3964. */
  3965. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  3966. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3967. "vdev bss_peer!!!!");
  3968. peer->bss_peer = 1;
  3969. vdev->vap_bss_peer = peer;
  3970. }
  3971. for (i = 0; i < DP_MAX_TIDS; i++)
  3972. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  3973. dp_local_peer_id_alloc(pdev, peer);
  3974. DP_STATS_INIT(peer);
  3975. return (void *)peer;
  3976. }
  3977. /*
  3978. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  3979. * @vdev: Datapath VDEV handle
  3980. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  3981. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  3982. *
  3983. * Return: None
  3984. */
  3985. static
  3986. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  3987. enum cdp_host_reo_dest_ring *reo_dest,
  3988. bool *hash_based)
  3989. {
  3990. struct dp_soc *soc;
  3991. struct dp_pdev *pdev;
  3992. pdev = vdev->pdev;
  3993. soc = pdev->soc;
  3994. /*
  3995. * hash based steering is disabled for Radios which are offloaded
  3996. * to NSS
  3997. */
  3998. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  3999. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  4000. /*
  4001. * Below line of code will ensure the proper reo_dest ring is chosen
  4002. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  4003. */
  4004. *reo_dest = pdev->reo_dest;
  4005. }
  4006. #ifdef IPA_OFFLOAD
  4007. /*
  4008. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4009. * @vdev: Datapath VDEV handle
  4010. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4011. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4012. *
  4013. * If IPA is enabled in ini, for SAP mode, disable hash based
  4014. * steering, use default reo_dst ring for RX. Use config values for other modes.
  4015. * Return: None
  4016. */
  4017. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4018. enum cdp_host_reo_dest_ring *reo_dest,
  4019. bool *hash_based)
  4020. {
  4021. struct dp_soc *soc;
  4022. struct dp_pdev *pdev;
  4023. pdev = vdev->pdev;
  4024. soc = pdev->soc;
  4025. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4026. /*
  4027. * If IPA is enabled, disable hash-based flow steering and set
  4028. * reo_dest_ring_4 as the REO ring to receive packets on.
  4029. * IPA is configured to reap reo_dest_ring_4.
  4030. *
  4031. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  4032. * value enum value is from 1 - 4.
  4033. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  4034. */
  4035. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4036. if (vdev->opmode == wlan_op_mode_ap) {
  4037. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  4038. *hash_based = 0;
  4039. }
  4040. }
  4041. }
  4042. #else
  4043. /*
  4044. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4045. * @vdev: Datapath VDEV handle
  4046. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4047. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4048. *
  4049. * Use system config values for hash based steering.
  4050. * Return: None
  4051. */
  4052. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4053. enum cdp_host_reo_dest_ring *reo_dest,
  4054. bool *hash_based)
  4055. {
  4056. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4057. }
  4058. #endif /* IPA_OFFLOAD */
  4059. /*
  4060. * dp_peer_setup_wifi3() - initialize the peer
  4061. * @vdev_hdl: virtual device object
  4062. * @peer: Peer object
  4063. *
  4064. * Return: void
  4065. */
  4066. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  4067. {
  4068. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  4069. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4070. struct dp_pdev *pdev;
  4071. struct dp_soc *soc;
  4072. bool hash_based = 0;
  4073. enum cdp_host_reo_dest_ring reo_dest;
  4074. /* preconditions */
  4075. qdf_assert(vdev);
  4076. qdf_assert(peer);
  4077. pdev = vdev->pdev;
  4078. soc = pdev->soc;
  4079. peer->last_assoc_rcvd = 0;
  4080. peer->last_disassoc_rcvd = 0;
  4081. peer->last_deauth_rcvd = 0;
  4082. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  4083. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  4084. pdev->pdev_id, vdev->vdev_id,
  4085. vdev->opmode, hash_based, reo_dest);
  4086. /*
  4087. * There are corner cases where the AD1 = AD2 = "VAPs address"
  4088. * i.e both the devices have same MAC address. In these
  4089. * cases we want such pkts to be processed in NULL Q handler
  4090. * which is REO2TCL ring. for this reason we should
  4091. * not setup reo_queues and default route for bss_peer.
  4092. */
  4093. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  4094. return;
  4095. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  4096. /* TODO: Check the destination ring number to be passed to FW */
  4097. soc->cdp_soc.ol_ops->peer_set_default_routing(
  4098. pdev->ctrl_pdev, peer->mac_addr.raw,
  4099. peer->vdev->vdev_id, hash_based, reo_dest);
  4100. }
  4101. qdf_atomic_set(&peer->is_default_route_set, 1);
  4102. dp_peer_rx_init(pdev, peer);
  4103. return;
  4104. }
  4105. /*
  4106. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  4107. * @vdev_handle: virtual device object
  4108. * @htt_pkt_type: type of pkt
  4109. *
  4110. * Return: void
  4111. */
  4112. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  4113. enum htt_cmn_pkt_type val)
  4114. {
  4115. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4116. vdev->tx_encap_type = val;
  4117. }
  4118. /*
  4119. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  4120. * @vdev_handle: virtual device object
  4121. * @htt_pkt_type: type of pkt
  4122. *
  4123. * Return: void
  4124. */
  4125. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  4126. enum htt_cmn_pkt_type val)
  4127. {
  4128. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4129. vdev->rx_decap_type = val;
  4130. }
  4131. /*
  4132. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  4133. * @txrx_soc: cdp soc handle
  4134. * @ac: Access category
  4135. * @value: timeout value in millisec
  4136. *
  4137. * Return: void
  4138. */
  4139. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4140. uint8_t ac, uint32_t value)
  4141. {
  4142. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4143. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  4144. }
  4145. /*
  4146. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  4147. * @txrx_soc: cdp soc handle
  4148. * @ac: access category
  4149. * @value: timeout value in millisec
  4150. *
  4151. * Return: void
  4152. */
  4153. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4154. uint8_t ac, uint32_t *value)
  4155. {
  4156. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4157. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  4158. }
  4159. /*
  4160. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  4161. * @pdev_handle: physical device object
  4162. * @val: reo destination ring index (1 - 4)
  4163. *
  4164. * Return: void
  4165. */
  4166. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  4167. enum cdp_host_reo_dest_ring val)
  4168. {
  4169. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4170. if (pdev)
  4171. pdev->reo_dest = val;
  4172. }
  4173. /*
  4174. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  4175. * @pdev_handle: physical device object
  4176. *
  4177. * Return: reo destination ring index
  4178. */
  4179. static enum cdp_host_reo_dest_ring
  4180. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  4181. {
  4182. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4183. if (pdev)
  4184. return pdev->reo_dest;
  4185. else
  4186. return cdp_host_reo_dest_ring_unknown;
  4187. }
  4188. /*
  4189. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  4190. * @pdev_handle: device object
  4191. * @val: value to be set
  4192. *
  4193. * Return: void
  4194. */
  4195. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  4196. uint32_t val)
  4197. {
  4198. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4199. /* Enable/Disable smart mesh filtering. This flag will be checked
  4200. * during rx processing to check if packets are from NAC clients.
  4201. */
  4202. pdev->filter_neighbour_peers = val;
  4203. return 0;
  4204. }
  4205. /*
  4206. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  4207. * address for smart mesh filtering
  4208. * @vdev_handle: virtual device object
  4209. * @cmd: Add/Del command
  4210. * @macaddr: nac client mac address
  4211. *
  4212. * Return: void
  4213. */
  4214. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  4215. uint32_t cmd, uint8_t *macaddr)
  4216. {
  4217. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4218. struct dp_pdev *pdev = vdev->pdev;
  4219. struct dp_neighbour_peer *peer = NULL;
  4220. if (!macaddr)
  4221. goto fail0;
  4222. /* Store address of NAC (neighbour peer) which will be checked
  4223. * against TA of received packets.
  4224. */
  4225. if (cmd == DP_NAC_PARAM_ADD) {
  4226. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  4227. sizeof(*peer));
  4228. if (!peer) {
  4229. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4230. FL("DP neighbour peer node memory allocation failed"));
  4231. goto fail0;
  4232. }
  4233. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  4234. macaddr, DP_MAC_ADDR_LEN);
  4235. peer->vdev = vdev;
  4236. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4237. /* add this neighbour peer into the list */
  4238. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  4239. neighbour_peer_list_elem);
  4240. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4241. /* first neighbour */
  4242. if (!pdev->neighbour_peers_added) {
  4243. pdev->neighbour_peers_added = true;
  4244. dp_ppdu_ring_cfg(pdev);
  4245. }
  4246. return 1;
  4247. } else if (cmd == DP_NAC_PARAM_DEL) {
  4248. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4249. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4250. neighbour_peer_list_elem) {
  4251. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  4252. macaddr, DP_MAC_ADDR_LEN)) {
  4253. /* delete this peer from the list */
  4254. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  4255. peer, neighbour_peer_list_elem);
  4256. qdf_mem_free(peer);
  4257. break;
  4258. }
  4259. }
  4260. /* last neighbour deleted */
  4261. if (TAILQ_EMPTY(&pdev->neighbour_peers_list))
  4262. pdev->neighbour_peers_added = false;
  4263. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4264. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  4265. !pdev->enhanced_stats_en)
  4266. dp_ppdu_ring_reset(pdev);
  4267. return 1;
  4268. }
  4269. fail0:
  4270. return 0;
  4271. }
  4272. /*
  4273. * dp_get_sec_type() - Get the security type
  4274. * @peer: Datapath peer handle
  4275. * @sec_idx: Security id (mcast, ucast)
  4276. *
  4277. * return sec_type: Security type
  4278. */
  4279. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  4280. {
  4281. struct dp_peer *dpeer = (struct dp_peer *)peer;
  4282. return dpeer->security[sec_idx].sec_type;
  4283. }
  4284. /*
  4285. * dp_peer_authorize() - authorize txrx peer
  4286. * @peer_handle: Datapath peer handle
  4287. * @authorize
  4288. *
  4289. */
  4290. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  4291. {
  4292. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4293. struct dp_soc *soc;
  4294. if (peer != NULL) {
  4295. soc = peer->vdev->pdev->soc;
  4296. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4297. peer->authorize = authorize ? 1 : 0;
  4298. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4299. }
  4300. }
  4301. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  4302. struct dp_pdev *pdev,
  4303. struct dp_peer *peer,
  4304. uint32_t vdev_id)
  4305. {
  4306. struct dp_vdev *vdev = NULL;
  4307. struct dp_peer *bss_peer = NULL;
  4308. uint8_t *m_addr = NULL;
  4309. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4310. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4311. if (vdev->vdev_id == vdev_id)
  4312. break;
  4313. }
  4314. if (!vdev) {
  4315. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4316. "vdev is NULL");
  4317. } else {
  4318. if (vdev->vap_bss_peer == peer)
  4319. vdev->vap_bss_peer = NULL;
  4320. m_addr = peer->mac_addr.raw;
  4321. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  4322. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4323. vdev_id, m_addr);
  4324. if (vdev && vdev->vap_bss_peer) {
  4325. bss_peer = vdev->vap_bss_peer;
  4326. DP_UPDATE_STATS(vdev, peer);
  4327. }
  4328. }
  4329. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4330. qdf_mem_free(peer);
  4331. }
  4332. /**
  4333. * dp_delete_pending_vdev() - check and process vdev delete
  4334. * @pdev: DP specific pdev pointer
  4335. * @vdev: DP specific vdev pointer
  4336. * @vdev_id: vdev id corresponding to vdev
  4337. *
  4338. * This API does following:
  4339. * 1) It releases tx flow pools buffers as vdev is
  4340. * going down and no peers are associated.
  4341. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  4342. */
  4343. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  4344. uint8_t vdev_id)
  4345. {
  4346. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  4347. void *vdev_delete_context = NULL;
  4348. vdev_delete_cb = vdev->delete.callback;
  4349. vdev_delete_context = vdev->delete.context;
  4350. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4351. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4352. vdev, vdev->mac_addr.raw);
  4353. /* all peers are gone, go ahead and delete it */
  4354. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4355. FLOW_TYPE_VDEV, vdev_id);
  4356. dp_tx_vdev_detach(vdev);
  4357. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4358. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4359. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4360. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4361. FL("deleting vdev object %pK (%pM)"),
  4362. vdev, vdev->mac_addr.raw);
  4363. qdf_mem_free(vdev);
  4364. vdev = NULL;
  4365. if (vdev_delete_cb)
  4366. vdev_delete_cb(vdev_delete_context);
  4367. }
  4368. /*
  4369. * dp_peer_unref_delete() - unref and delete peer
  4370. * @peer_handle: Datapath peer handle
  4371. *
  4372. */
  4373. void dp_peer_unref_delete(void *peer_handle)
  4374. {
  4375. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4376. struct dp_vdev *vdev = peer->vdev;
  4377. struct dp_pdev *pdev = vdev->pdev;
  4378. struct dp_soc *soc = pdev->soc;
  4379. struct dp_peer *tmppeer;
  4380. int found = 0;
  4381. uint16_t peer_id;
  4382. uint16_t vdev_id;
  4383. bool delete_vdev;
  4384. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4385. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  4386. peer, qdf_atomic_read(&peer->ref_cnt));
  4387. /*
  4388. * Hold the lock all the way from checking if the peer ref count
  4389. * is zero until the peer references are removed from the hash
  4390. * table and vdev list (if the peer ref count is zero).
  4391. * This protects against a new HL tx operation starting to use the
  4392. * peer object just after this function concludes it's done being used.
  4393. * Furthermore, the lock needs to be held while checking whether the
  4394. * vdev's list of peers is empty, to make sure that list is not modified
  4395. * concurrently with the empty check.
  4396. */
  4397. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4398. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4399. peer_id = peer->peer_ids[0];
  4400. vdev_id = vdev->vdev_id;
  4401. /*
  4402. * Make sure that the reference to the peer in
  4403. * peer object map is removed
  4404. */
  4405. if (peer_id != HTT_INVALID_PEER)
  4406. soc->peer_id_to_obj_map[peer_id] = NULL;
  4407. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4408. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4409. /* remove the reference to the peer from the hash table */
  4410. dp_peer_find_hash_remove(soc, peer);
  4411. qdf_spin_lock_bh(&soc->ast_lock);
  4412. if (peer->self_ast_entry) {
  4413. dp_peer_del_ast(soc, peer->self_ast_entry);
  4414. peer->self_ast_entry = NULL;
  4415. }
  4416. qdf_spin_unlock_bh(&soc->ast_lock);
  4417. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4418. if (tmppeer == peer) {
  4419. found = 1;
  4420. break;
  4421. }
  4422. }
  4423. if (found) {
  4424. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4425. peer_list_elem);
  4426. } else {
  4427. /*Ignoring the remove operation as peer not found*/
  4428. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4429. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4430. peer, vdev, &peer->vdev->peer_list);
  4431. }
  4432. /* cleanup the peer data */
  4433. dp_peer_cleanup(vdev, peer);
  4434. /* check whether the parent vdev has no peers left */
  4435. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4436. /*
  4437. * capture vdev delete pending flag's status
  4438. * while holding peer_ref_mutex lock
  4439. */
  4440. delete_vdev = vdev->delete.pending;
  4441. /*
  4442. * Now that there are no references to the peer, we can
  4443. * release the peer reference lock.
  4444. */
  4445. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4446. /*
  4447. * Check if the parent vdev was waiting for its peers
  4448. * to be deleted, in order for it to be deleted too.
  4449. */
  4450. if (delete_vdev)
  4451. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  4452. } else {
  4453. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4454. }
  4455. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  4456. } else {
  4457. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4458. }
  4459. }
  4460. /*
  4461. * dp_peer_detach_wifi3() – Detach txrx peer
  4462. * @peer_handle: Datapath peer handle
  4463. * @bitmap: bitmap indicating special handling of request.
  4464. *
  4465. */
  4466. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4467. {
  4468. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4469. /* redirect the peer's rx delivery function to point to a
  4470. * discard func
  4471. */
  4472. peer->rx_opt_proc = dp_rx_discard;
  4473. peer->ctrl_peer = NULL;
  4474. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4475. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4476. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4477. qdf_spinlock_destroy(&peer->peer_info_lock);
  4478. /*
  4479. * Remove the reference added during peer_attach.
  4480. * The peer will still be left allocated until the
  4481. * PEER_UNMAP message arrives to remove the other
  4482. * reference, added by the PEER_MAP message.
  4483. */
  4484. dp_peer_unref_delete(peer_handle);
  4485. }
  4486. /*
  4487. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4488. * @peer_handle: Datapath peer handle
  4489. *
  4490. */
  4491. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4492. {
  4493. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4494. return vdev->mac_addr.raw;
  4495. }
  4496. /*
  4497. * dp_vdev_set_wds() - Enable per packet stats
  4498. * @vdev_handle: DP VDEV handle
  4499. * @val: value
  4500. *
  4501. * Return: none
  4502. */
  4503. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4504. {
  4505. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4506. vdev->wds_enabled = val;
  4507. return 0;
  4508. }
  4509. /*
  4510. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4511. * @peer_handle: Datapath peer handle
  4512. *
  4513. */
  4514. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4515. uint8_t vdev_id)
  4516. {
  4517. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4518. struct dp_vdev *vdev = NULL;
  4519. if (qdf_unlikely(!pdev))
  4520. return NULL;
  4521. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4522. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4523. if (vdev->vdev_id == vdev_id)
  4524. break;
  4525. }
  4526. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4527. return (struct cdp_vdev *)vdev;
  4528. }
  4529. /*
  4530. * dp_get_mon_vdev_from_pdev_wifi3() - Get vdev handle of monitor mode
  4531. * @dev: PDEV handle
  4532. *
  4533. * Return: VDEV handle of monitor mode
  4534. */
  4535. static struct cdp_vdev *dp_get_mon_vdev_from_pdev_wifi3(struct cdp_pdev *dev)
  4536. {
  4537. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4538. if (qdf_unlikely(!pdev))
  4539. return NULL;
  4540. return (struct cdp_vdev *)pdev->monitor_vdev;
  4541. }
  4542. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4543. {
  4544. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4545. return vdev->opmode;
  4546. }
  4547. static
  4548. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4549. ol_txrx_rx_fp *stack_fn_p,
  4550. ol_osif_vdev_handle *osif_vdev_p)
  4551. {
  4552. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4553. qdf_assert(vdev);
  4554. *stack_fn_p = vdev->osif_rx_stack;
  4555. *osif_vdev_p = vdev->osif_vdev;
  4556. }
  4557. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4558. {
  4559. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4560. struct dp_pdev *pdev = vdev->pdev;
  4561. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4562. }
  4563. /**
  4564. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  4565. * ring based on target
  4566. * @soc: soc handle
  4567. * @mac_for_pdev: pdev_id
  4568. * @pdev: physical device handle
  4569. * @ring_num: mac id
  4570. * @htt_tlv_filter: tlv filter
  4571. *
  4572. * Return: zero on success, non-zero on failure
  4573. */
  4574. static inline
  4575. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  4576. struct dp_pdev *pdev, uint8_t ring_num,
  4577. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  4578. {
  4579. QDF_STATUS status;
  4580. if (soc->wlan_cfg_ctx->rxdma1_enable)
  4581. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4582. pdev->rxdma_mon_buf_ring[ring_num]
  4583. .hal_srng,
  4584. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  4585. &htt_tlv_filter);
  4586. else
  4587. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4588. pdev->rx_mac_buf_ring[ring_num]
  4589. .hal_srng,
  4590. RXDMA_BUF, RX_BUFFER_SIZE,
  4591. &htt_tlv_filter);
  4592. return status;
  4593. }
  4594. /**
  4595. * dp_reset_monitor_mode() - Disable monitor mode
  4596. * @pdev_handle: Datapath PDEV handle
  4597. *
  4598. * Return: 0 on success, not 0 on failure
  4599. */
  4600. static QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4601. {
  4602. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4603. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4604. struct dp_soc *soc = pdev->soc;
  4605. uint8_t pdev_id;
  4606. int mac_id;
  4607. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4608. pdev_id = pdev->pdev_id;
  4609. soc = pdev->soc;
  4610. qdf_spin_lock_bh(&pdev->mon_lock);
  4611. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4612. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4613. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4614. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4615. pdev, mac_id,
  4616. htt_tlv_filter);
  4617. if (status != QDF_STATUS_SUCCESS) {
  4618. dp_err("Failed to send tlv filter for monitor mode rings");
  4619. return status;
  4620. }
  4621. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4622. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4623. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  4624. &htt_tlv_filter);
  4625. }
  4626. pdev->monitor_vdev = NULL;
  4627. qdf_spin_unlock_bh(&pdev->mon_lock);
  4628. return QDF_STATUS_SUCCESS;
  4629. }
  4630. /**
  4631. * dp_set_nac() - set peer_nac
  4632. * @peer_handle: Datapath PEER handle
  4633. *
  4634. * Return: void
  4635. */
  4636. static void dp_set_nac(struct cdp_peer *peer_handle)
  4637. {
  4638. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4639. peer->nac = 1;
  4640. }
  4641. /**
  4642. * dp_get_tx_pending() - read pending tx
  4643. * @pdev_handle: Datapath PDEV handle
  4644. *
  4645. * Return: outstanding tx
  4646. */
  4647. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4648. {
  4649. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4650. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4651. }
  4652. /**
  4653. * dp_get_peer_mac_from_peer_id() - get peer mac
  4654. * @pdev_handle: Datapath PDEV handle
  4655. * @peer_id: Peer ID
  4656. * @peer_mac: MAC addr of PEER
  4657. *
  4658. * Return: void
  4659. */
  4660. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4661. uint32_t peer_id, uint8_t *peer_mac)
  4662. {
  4663. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4664. struct dp_peer *peer;
  4665. if (pdev && peer_mac) {
  4666. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4667. if (peer) {
  4668. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4669. DP_MAC_ADDR_LEN);
  4670. dp_peer_unref_del_find_by_id(peer);
  4671. }
  4672. }
  4673. }
  4674. /**
  4675. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4676. * @vdev_handle: Datapath VDEV handle
  4677. * @smart_monitor: Flag to denote if its smart monitor mode
  4678. *
  4679. * Return: 0 on success, not 0 on failure
  4680. */
  4681. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4682. uint8_t smart_monitor)
  4683. {
  4684. /* Many monitor VAPs can exists in a system but only one can be up at
  4685. * anytime
  4686. */
  4687. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4688. struct dp_pdev *pdev;
  4689. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4690. struct dp_soc *soc;
  4691. uint8_t pdev_id;
  4692. int mac_id;
  4693. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4694. qdf_assert(vdev);
  4695. pdev = vdev->pdev;
  4696. pdev_id = pdev->pdev_id;
  4697. soc = pdev->soc;
  4698. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4699. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4700. pdev, pdev_id, soc, vdev);
  4701. /*Check if current pdev's monitor_vdev exists */
  4702. if (pdev->monitor_vdev) {
  4703. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4704. "vdev=%pK", vdev);
  4705. qdf_assert(vdev);
  4706. }
  4707. pdev->monitor_vdev = vdev;
  4708. /* If smart monitor mode, do not configure monitor ring */
  4709. if (smart_monitor)
  4710. return QDF_STATUS_SUCCESS;
  4711. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4712. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4713. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4714. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4715. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4716. pdev->mo_data_filter);
  4717. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4718. htt_tlv_filter.mpdu_start = 1;
  4719. htt_tlv_filter.msdu_start = 1;
  4720. htt_tlv_filter.packet = 1;
  4721. htt_tlv_filter.msdu_end = 1;
  4722. htt_tlv_filter.mpdu_end = 1;
  4723. htt_tlv_filter.packet_header = 1;
  4724. htt_tlv_filter.attention = 1;
  4725. htt_tlv_filter.ppdu_start = 0;
  4726. htt_tlv_filter.ppdu_end = 0;
  4727. htt_tlv_filter.ppdu_end_user_stats = 0;
  4728. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4729. htt_tlv_filter.ppdu_end_status_done = 0;
  4730. htt_tlv_filter.header_per_msdu = 1;
  4731. htt_tlv_filter.enable_fp =
  4732. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4733. htt_tlv_filter.enable_md = 0;
  4734. htt_tlv_filter.enable_mo =
  4735. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4736. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4737. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4738. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4739. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4740. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4741. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4742. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4743. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4744. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4745. pdev, mac_id,
  4746. htt_tlv_filter);
  4747. if (status != QDF_STATUS_SUCCESS) {
  4748. dp_err("Failed to send tlv filter for monitor mode rings");
  4749. return status;
  4750. }
  4751. }
  4752. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4753. htt_tlv_filter.mpdu_start = 1;
  4754. htt_tlv_filter.msdu_start = 0;
  4755. htt_tlv_filter.packet = 0;
  4756. htt_tlv_filter.msdu_end = 0;
  4757. htt_tlv_filter.mpdu_end = 0;
  4758. htt_tlv_filter.attention = 0;
  4759. htt_tlv_filter.ppdu_start = 1;
  4760. htt_tlv_filter.ppdu_end = 1;
  4761. htt_tlv_filter.ppdu_end_user_stats = 1;
  4762. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4763. htt_tlv_filter.ppdu_end_status_done = 1;
  4764. htt_tlv_filter.enable_fp = 1;
  4765. htt_tlv_filter.enable_md = 0;
  4766. htt_tlv_filter.enable_mo = 1;
  4767. if (pdev->mcopy_mode) {
  4768. htt_tlv_filter.packet_header = 1;
  4769. }
  4770. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4771. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4772. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4773. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4774. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4775. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4776. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4777. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4778. pdev->pdev_id);
  4779. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4780. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4781. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4782. }
  4783. return QDF_STATUS_SUCCESS;
  4784. }
  4785. /**
  4786. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4787. * @pdev_handle: Datapath PDEV handle
  4788. * @filter_val: Flag to select Filter for monitor mode
  4789. * Return: 0 on success, not 0 on failure
  4790. */
  4791. static QDF_STATUS
  4792. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4793. struct cdp_monitor_filter *filter_val)
  4794. {
  4795. /* Many monitor VAPs can exists in a system but only one can be up at
  4796. * anytime
  4797. */
  4798. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4799. struct dp_vdev *vdev = pdev->monitor_vdev;
  4800. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4801. struct dp_soc *soc;
  4802. uint8_t pdev_id;
  4803. int mac_id;
  4804. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4805. pdev_id = pdev->pdev_id;
  4806. soc = pdev->soc;
  4807. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4808. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4809. pdev, pdev_id, soc, vdev);
  4810. /*Check if current pdev's monitor_vdev exists */
  4811. if (!pdev->monitor_vdev) {
  4812. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4813. "vdev=%pK", vdev);
  4814. qdf_assert(vdev);
  4815. }
  4816. /* update filter mode, type in pdev structure */
  4817. pdev->mon_filter_mode = filter_val->mode;
  4818. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  4819. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  4820. pdev->fp_data_filter = filter_val->fp_data;
  4821. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  4822. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  4823. pdev->mo_data_filter = filter_val->mo_data;
  4824. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4825. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4826. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4827. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4828. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4829. pdev->mo_data_filter);
  4830. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4831. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4832. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4833. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4834. pdev, mac_id,
  4835. htt_tlv_filter);
  4836. if (status != QDF_STATUS_SUCCESS) {
  4837. dp_err("Failed to send tlv filter for monitor mode rings");
  4838. return status;
  4839. }
  4840. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4841. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4842. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4843. }
  4844. htt_tlv_filter.mpdu_start = 1;
  4845. htt_tlv_filter.msdu_start = 1;
  4846. htt_tlv_filter.packet = 1;
  4847. htt_tlv_filter.msdu_end = 1;
  4848. htt_tlv_filter.mpdu_end = 1;
  4849. htt_tlv_filter.packet_header = 1;
  4850. htt_tlv_filter.attention = 1;
  4851. htt_tlv_filter.ppdu_start = 0;
  4852. htt_tlv_filter.ppdu_end = 0;
  4853. htt_tlv_filter.ppdu_end_user_stats = 0;
  4854. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4855. htt_tlv_filter.ppdu_end_status_done = 0;
  4856. htt_tlv_filter.header_per_msdu = 1;
  4857. htt_tlv_filter.enable_fp =
  4858. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4859. htt_tlv_filter.enable_md = 0;
  4860. htt_tlv_filter.enable_mo =
  4861. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4862. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4863. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4864. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4865. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4866. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4867. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4868. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4869. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4870. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4871. pdev, mac_id,
  4872. htt_tlv_filter);
  4873. if (status != QDF_STATUS_SUCCESS) {
  4874. dp_err("Failed to send tlv filter for monitor mode rings");
  4875. return status;
  4876. }
  4877. }
  4878. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4879. htt_tlv_filter.mpdu_start = 1;
  4880. htt_tlv_filter.msdu_start = 0;
  4881. htt_tlv_filter.packet = 0;
  4882. htt_tlv_filter.msdu_end = 0;
  4883. htt_tlv_filter.mpdu_end = 0;
  4884. htt_tlv_filter.attention = 0;
  4885. htt_tlv_filter.ppdu_start = 1;
  4886. htt_tlv_filter.ppdu_end = 1;
  4887. htt_tlv_filter.ppdu_end_user_stats = 1;
  4888. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4889. htt_tlv_filter.ppdu_end_status_done = 1;
  4890. htt_tlv_filter.enable_fp = 1;
  4891. htt_tlv_filter.enable_md = 0;
  4892. htt_tlv_filter.enable_mo = 1;
  4893. if (pdev->mcopy_mode) {
  4894. htt_tlv_filter.packet_header = 1;
  4895. }
  4896. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4897. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4898. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4899. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4900. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4901. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4902. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4903. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4904. pdev->pdev_id);
  4905. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4906. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4907. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4908. }
  4909. return QDF_STATUS_SUCCESS;
  4910. }
  4911. /**
  4912. * dp_get_pdev_id_frm_pdev() - get pdev_id
  4913. * @pdev_handle: Datapath PDEV handle
  4914. *
  4915. * Return: pdev_id
  4916. */
  4917. static
  4918. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  4919. {
  4920. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4921. return pdev->pdev_id;
  4922. }
  4923. /**
  4924. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  4925. * @pdev_handle: Datapath PDEV handle
  4926. * @chan_noise_floor: Channel Noise Floor
  4927. *
  4928. * Return: void
  4929. */
  4930. static
  4931. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  4932. int16_t chan_noise_floor)
  4933. {
  4934. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4935. pdev->chan_noise_floor = chan_noise_floor;
  4936. }
  4937. /**
  4938. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  4939. * @vdev_handle: Datapath VDEV handle
  4940. * Return: true on ucast filter flag set
  4941. */
  4942. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  4943. {
  4944. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4945. struct dp_pdev *pdev;
  4946. pdev = vdev->pdev;
  4947. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  4948. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  4949. return true;
  4950. return false;
  4951. }
  4952. /**
  4953. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  4954. * @vdev_handle: Datapath VDEV handle
  4955. * Return: true on mcast filter flag set
  4956. */
  4957. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  4958. {
  4959. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4960. struct dp_pdev *pdev;
  4961. pdev = vdev->pdev;
  4962. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  4963. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  4964. return true;
  4965. return false;
  4966. }
  4967. /**
  4968. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  4969. * @vdev_handle: Datapath VDEV handle
  4970. * Return: true on non data filter flag set
  4971. */
  4972. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  4973. {
  4974. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4975. struct dp_pdev *pdev;
  4976. pdev = vdev->pdev;
  4977. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  4978. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  4979. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  4980. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  4981. return true;
  4982. }
  4983. }
  4984. return false;
  4985. }
  4986. #ifdef MESH_MODE_SUPPORT
  4987. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  4988. {
  4989. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4990. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4991. FL("val %d"), val);
  4992. vdev->mesh_vdev = val;
  4993. }
  4994. /*
  4995. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  4996. * @vdev_hdl: virtual device object
  4997. * @val: value to be set
  4998. *
  4999. * Return: void
  5000. */
  5001. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  5002. {
  5003. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5004. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5005. FL("val %d"), val);
  5006. vdev->mesh_rx_filter = val;
  5007. }
  5008. #endif
  5009. /*
  5010. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  5011. * Current scope is bar received count
  5012. *
  5013. * @pdev_handle: DP_PDEV handle
  5014. *
  5015. * Return: void
  5016. */
  5017. #define STATS_PROC_TIMEOUT (HZ/1000)
  5018. static void
  5019. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  5020. {
  5021. struct dp_vdev *vdev;
  5022. struct dp_peer *peer;
  5023. uint32_t waitcnt;
  5024. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5025. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5026. if (!peer) {
  5027. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5028. FL("DP Invalid Peer refernce"));
  5029. return;
  5030. }
  5031. if (peer->delete_in_progress) {
  5032. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5033. FL("DP Peer deletion in progress"));
  5034. continue;
  5035. }
  5036. qdf_atomic_inc(&peer->ref_cnt);
  5037. waitcnt = 0;
  5038. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  5039. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  5040. && waitcnt < 10) {
  5041. schedule_timeout_interruptible(
  5042. STATS_PROC_TIMEOUT);
  5043. waitcnt++;
  5044. }
  5045. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  5046. dp_peer_unref_delete(peer);
  5047. }
  5048. }
  5049. }
  5050. /**
  5051. * dp_rx_bar_stats_cb(): BAR received stats callback
  5052. * @soc: SOC handle
  5053. * @cb_ctxt: Call back context
  5054. * @reo_status: Reo status
  5055. *
  5056. * return: void
  5057. */
  5058. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  5059. union hal_reo_status *reo_status)
  5060. {
  5061. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  5062. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  5063. if (!qdf_atomic_read(&soc->cmn_init_done))
  5064. return;
  5065. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  5066. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  5067. queue_status->header.status);
  5068. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5069. return;
  5070. }
  5071. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  5072. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5073. }
  5074. /**
  5075. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  5076. * @vdev: DP VDEV handle
  5077. *
  5078. * return: void
  5079. */
  5080. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  5081. struct cdp_vdev_stats *vdev_stats)
  5082. {
  5083. struct dp_peer *peer = NULL;
  5084. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  5085. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  5086. dp_update_vdev_stats(vdev_stats, peer);
  5087. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5088. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5089. vdev_stats, vdev->vdev_id,
  5090. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5091. #endif
  5092. }
  5093. /**
  5094. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  5095. * @pdev: DP PDEV handle
  5096. *
  5097. * return: void
  5098. */
  5099. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  5100. {
  5101. struct dp_vdev *vdev = NULL;
  5102. struct cdp_vdev_stats *vdev_stats =
  5103. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5104. if (!vdev_stats) {
  5105. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5106. "DP alloc failure - unable to get alloc vdev stats");
  5107. return;
  5108. }
  5109. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  5110. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  5111. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  5112. if (pdev->mcopy_mode)
  5113. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  5114. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  5115. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5116. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5117. dp_update_pdev_stats(pdev, vdev_stats);
  5118. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  5119. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  5120. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  5121. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  5122. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  5123. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  5124. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  5125. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  5126. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host.num);
  5127. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  5128. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host.num);
  5129. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  5130. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  5131. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  5132. DP_STATS_AGGR(pdev, vdev,
  5133. tx_i.mcast_en.dropped_map_error);
  5134. DP_STATS_AGGR(pdev, vdev,
  5135. tx_i.mcast_en.dropped_self_mac);
  5136. DP_STATS_AGGR(pdev, vdev,
  5137. tx_i.mcast_en.dropped_send_fail);
  5138. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  5139. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  5140. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  5141. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  5142. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na.num);
  5143. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  5144. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.headroom_insufficient);
  5145. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  5146. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  5147. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  5148. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  5149. pdev->stats.tx_i.dropped.dropped_pkt.num =
  5150. pdev->stats.tx_i.dropped.dma_error +
  5151. pdev->stats.tx_i.dropped.ring_full +
  5152. pdev->stats.tx_i.dropped.enqueue_fail +
  5153. pdev->stats.tx_i.dropped.desc_na.num +
  5154. pdev->stats.tx_i.dropped.res_full;
  5155. pdev->stats.tx.last_ack_rssi =
  5156. vdev->stats.tx.last_ack_rssi;
  5157. pdev->stats.tx_i.tso.num_seg =
  5158. vdev->stats.tx_i.tso.num_seg;
  5159. }
  5160. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5161. qdf_mem_free(vdev_stats);
  5162. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5163. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  5164. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  5165. #endif
  5166. }
  5167. /**
  5168. * dp_vdev_getstats() - get vdev packet level stats
  5169. * @vdev_handle: Datapath VDEV handle
  5170. * @stats: cdp network device stats structure
  5171. *
  5172. * Return: void
  5173. */
  5174. static void dp_vdev_getstats(void *vdev_handle,
  5175. struct cdp_dev_stats *stats)
  5176. {
  5177. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5178. struct cdp_vdev_stats *vdev_stats =
  5179. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5180. if (!vdev_stats) {
  5181. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5182. "DP alloc failure - unable to get alloc vdev stats");
  5183. return;
  5184. }
  5185. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5186. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  5187. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  5188. stats->tx_errors = vdev_stats->tx.tx_failed +
  5189. vdev_stats->tx_i.dropped.dropped_pkt.num;
  5190. stats->tx_dropped = stats->tx_errors;
  5191. stats->rx_packets = vdev_stats->rx.unicast.num +
  5192. vdev_stats->rx.multicast.num +
  5193. vdev_stats->rx.bcast.num;
  5194. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  5195. vdev_stats->rx.multicast.bytes +
  5196. vdev_stats->rx.bcast.bytes;
  5197. }
  5198. /**
  5199. * dp_pdev_getstats() - get pdev packet level stats
  5200. * @pdev_handle: Datapath PDEV handle
  5201. * @stats: cdp network device stats structure
  5202. *
  5203. * Return: void
  5204. */
  5205. static void dp_pdev_getstats(void *pdev_handle,
  5206. struct cdp_dev_stats *stats)
  5207. {
  5208. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5209. dp_aggregate_pdev_stats(pdev);
  5210. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  5211. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  5212. stats->tx_errors = pdev->stats.tx.tx_failed +
  5213. pdev->stats.tx_i.dropped.dropped_pkt.num;
  5214. stats->tx_dropped = stats->tx_errors;
  5215. stats->rx_packets = pdev->stats.rx.unicast.num +
  5216. pdev->stats.rx.multicast.num +
  5217. pdev->stats.rx.bcast.num;
  5218. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  5219. pdev->stats.rx.multicast.bytes +
  5220. pdev->stats.rx.bcast.bytes;
  5221. }
  5222. /**
  5223. * dp_get_device_stats() - get interface level packet stats
  5224. * @handle: device handle
  5225. * @stats: cdp network device stats structure
  5226. * @type: device type pdev/vdev
  5227. *
  5228. * Return: void
  5229. */
  5230. static void dp_get_device_stats(void *handle,
  5231. struct cdp_dev_stats *stats, uint8_t type)
  5232. {
  5233. switch (type) {
  5234. case UPDATE_VDEV_STATS:
  5235. dp_vdev_getstats(handle, stats);
  5236. break;
  5237. case UPDATE_PDEV_STATS:
  5238. dp_pdev_getstats(handle, stats);
  5239. break;
  5240. default:
  5241. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5242. "apstats cannot be updated for this input "
  5243. "type %d", type);
  5244. break;
  5245. }
  5246. }
  5247. /**
  5248. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  5249. * @pdev: DP_PDEV Handle
  5250. *
  5251. * Return:void
  5252. */
  5253. static inline void
  5254. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  5255. {
  5256. uint8_t index = 0;
  5257. DP_PRINT_STATS("PDEV Tx Stats:\n");
  5258. DP_PRINT_STATS("Received From Stack:");
  5259. DP_PRINT_STATS(" Packets = %d",
  5260. pdev->stats.tx_i.rcvd.num);
  5261. DP_PRINT_STATS(" Bytes = %llu",
  5262. pdev->stats.tx_i.rcvd.bytes);
  5263. DP_PRINT_STATS("Processed:");
  5264. DP_PRINT_STATS(" Packets = %d",
  5265. pdev->stats.tx_i.processed.num);
  5266. DP_PRINT_STATS(" Bytes = %llu",
  5267. pdev->stats.tx_i.processed.bytes);
  5268. DP_PRINT_STATS("Total Completions:");
  5269. DP_PRINT_STATS(" Packets = %u",
  5270. pdev->stats.tx.comp_pkt.num);
  5271. DP_PRINT_STATS(" Bytes = %llu",
  5272. pdev->stats.tx.comp_pkt.bytes);
  5273. DP_PRINT_STATS("Successful Completions:");
  5274. DP_PRINT_STATS(" Packets = %u",
  5275. pdev->stats.tx.tx_success.num);
  5276. DP_PRINT_STATS(" Bytes = %llu",
  5277. pdev->stats.tx.tx_success.bytes);
  5278. DP_PRINT_STATS("Dropped:");
  5279. DP_PRINT_STATS(" Total = %d",
  5280. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5281. DP_PRINT_STATS(" Dma_map_error = %d",
  5282. pdev->stats.tx_i.dropped.dma_error);
  5283. DP_PRINT_STATS(" Ring Full = %d",
  5284. pdev->stats.tx_i.dropped.ring_full);
  5285. DP_PRINT_STATS(" Descriptor Not available = %d",
  5286. pdev->stats.tx_i.dropped.desc_na.num);
  5287. DP_PRINT_STATS(" HW enqueue failed= %d",
  5288. pdev->stats.tx_i.dropped.enqueue_fail);
  5289. DP_PRINT_STATS(" Resources Full = %d",
  5290. pdev->stats.tx_i.dropped.res_full);
  5291. DP_PRINT_STATS(" FW removed Pkts = %u",
  5292. pdev->stats.tx.dropped.fw_rem.num);
  5293. DP_PRINT_STATS(" FW removed bytes= %llu",
  5294. pdev->stats.tx.dropped.fw_rem.bytes);
  5295. DP_PRINT_STATS(" FW removed transmitted = %d",
  5296. pdev->stats.tx.dropped.fw_rem_tx);
  5297. DP_PRINT_STATS(" FW removed untransmitted = %d",
  5298. pdev->stats.tx.dropped.fw_rem_notx);
  5299. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  5300. pdev->stats.tx.dropped.fw_reason1);
  5301. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  5302. pdev->stats.tx.dropped.fw_reason2);
  5303. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  5304. pdev->stats.tx.dropped.fw_reason3);
  5305. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  5306. pdev->stats.tx.dropped.age_out);
  5307. DP_PRINT_STATS(" headroom insufficient = %d",
  5308. pdev->stats.tx_i.dropped.headroom_insufficient);
  5309. DP_PRINT_STATS(" Multicast:");
  5310. DP_PRINT_STATS(" Packets: %u",
  5311. pdev->stats.tx.mcast.num);
  5312. DP_PRINT_STATS(" Bytes: %llu",
  5313. pdev->stats.tx.mcast.bytes);
  5314. DP_PRINT_STATS("Scatter Gather:");
  5315. DP_PRINT_STATS(" Packets = %d",
  5316. pdev->stats.tx_i.sg.sg_pkt.num);
  5317. DP_PRINT_STATS(" Bytes = %llu",
  5318. pdev->stats.tx_i.sg.sg_pkt.bytes);
  5319. DP_PRINT_STATS(" Dropped By Host = %d",
  5320. pdev->stats.tx_i.sg.dropped_host.num);
  5321. DP_PRINT_STATS(" Dropped By Target = %d",
  5322. pdev->stats.tx_i.sg.dropped_target);
  5323. DP_PRINT_STATS("TSO:");
  5324. DP_PRINT_STATS(" Number of Segments = %d",
  5325. pdev->stats.tx_i.tso.num_seg);
  5326. DP_PRINT_STATS(" Packets = %d",
  5327. pdev->stats.tx_i.tso.tso_pkt.num);
  5328. DP_PRINT_STATS(" Bytes = %llu",
  5329. pdev->stats.tx_i.tso.tso_pkt.bytes);
  5330. DP_PRINT_STATS(" Dropped By Host = %d",
  5331. pdev->stats.tx_i.tso.dropped_host.num);
  5332. DP_PRINT_STATS("Mcast Enhancement:");
  5333. DP_PRINT_STATS(" Packets = %d",
  5334. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  5335. DP_PRINT_STATS(" Bytes = %llu",
  5336. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  5337. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  5338. pdev->stats.tx_i.mcast_en.dropped_map_error);
  5339. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  5340. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  5341. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  5342. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  5343. DP_PRINT_STATS(" Unicast sent = %d",
  5344. pdev->stats.tx_i.mcast_en.ucast);
  5345. DP_PRINT_STATS("Raw:");
  5346. DP_PRINT_STATS(" Packets = %d",
  5347. pdev->stats.tx_i.raw.raw_pkt.num);
  5348. DP_PRINT_STATS(" Bytes = %llu",
  5349. pdev->stats.tx_i.raw.raw_pkt.bytes);
  5350. DP_PRINT_STATS(" DMA map error = %d",
  5351. pdev->stats.tx_i.raw.dma_map_error);
  5352. DP_PRINT_STATS("Reinjected:");
  5353. DP_PRINT_STATS(" Packets = %d",
  5354. pdev->stats.tx_i.reinject_pkts.num);
  5355. DP_PRINT_STATS(" Bytes = %llu\n",
  5356. pdev->stats.tx_i.reinject_pkts.bytes);
  5357. DP_PRINT_STATS("Inspected:");
  5358. DP_PRINT_STATS(" Packets = %d",
  5359. pdev->stats.tx_i.inspect_pkts.num);
  5360. DP_PRINT_STATS(" Bytes = %llu",
  5361. pdev->stats.tx_i.inspect_pkts.bytes);
  5362. DP_PRINT_STATS("Nawds Multicast:");
  5363. DP_PRINT_STATS(" Packets = %d",
  5364. pdev->stats.tx_i.nawds_mcast.num);
  5365. DP_PRINT_STATS(" Bytes = %llu",
  5366. pdev->stats.tx_i.nawds_mcast.bytes);
  5367. DP_PRINT_STATS("CCE Classified:");
  5368. DP_PRINT_STATS(" CCE Classified Packets: %u",
  5369. pdev->stats.tx_i.cce_classified);
  5370. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  5371. pdev->stats.tx_i.cce_classified_raw);
  5372. DP_PRINT_STATS("Mesh stats:");
  5373. DP_PRINT_STATS(" frames to firmware: %u",
  5374. pdev->stats.tx_i.mesh.exception_fw);
  5375. DP_PRINT_STATS(" completions from fw: %u",
  5376. pdev->stats.tx_i.mesh.completion_fw);
  5377. DP_PRINT_STATS("PPDU stats counter");
  5378. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  5379. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  5380. pdev->stats.ppdu_stats_counter[index]);
  5381. }
  5382. }
  5383. /**
  5384. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  5385. * @pdev: DP_PDEV Handle
  5386. *
  5387. * Return: void
  5388. */
  5389. static inline void
  5390. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5391. {
  5392. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5393. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5394. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5395. pdev->stats.rx.rcvd_reo[0].num,
  5396. pdev->stats.rx.rcvd_reo[1].num,
  5397. pdev->stats.rx.rcvd_reo[2].num,
  5398. pdev->stats.rx.rcvd_reo[3].num);
  5399. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5400. pdev->stats.rx.rcvd_reo[0].bytes,
  5401. pdev->stats.rx.rcvd_reo[1].bytes,
  5402. pdev->stats.rx.rcvd_reo[2].bytes,
  5403. pdev->stats.rx.rcvd_reo[3].bytes);
  5404. DP_PRINT_STATS("Replenished:");
  5405. DP_PRINT_STATS(" Packets = %d",
  5406. pdev->stats.replenish.pkts.num);
  5407. DP_PRINT_STATS(" Bytes = %llu",
  5408. pdev->stats.replenish.pkts.bytes);
  5409. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5410. pdev->stats.buf_freelist);
  5411. DP_PRINT_STATS(" Low threshold intr = %d",
  5412. pdev->stats.replenish.low_thresh_intrs);
  5413. DP_PRINT_STATS("Dropped:");
  5414. DP_PRINT_STATS(" msdu_not_done = %d",
  5415. pdev->stats.dropped.msdu_not_done);
  5416. DP_PRINT_STATS(" mon_rx_drop = %d",
  5417. pdev->stats.dropped.mon_rx_drop);
  5418. DP_PRINT_STATS(" mec_drop = %d",
  5419. pdev->stats.rx.mec_drop.num);
  5420. DP_PRINT_STATS(" Bytes = %llu",
  5421. pdev->stats.rx.mec_drop.bytes);
  5422. DP_PRINT_STATS("Sent To Stack:");
  5423. DP_PRINT_STATS(" Packets = %d",
  5424. pdev->stats.rx.to_stack.num);
  5425. DP_PRINT_STATS(" Bytes = %llu",
  5426. pdev->stats.rx.to_stack.bytes);
  5427. DP_PRINT_STATS("Multicast/Broadcast:");
  5428. DP_PRINT_STATS(" Packets = %d",
  5429. pdev->stats.rx.multicast.num);
  5430. DP_PRINT_STATS(" Bytes = %llu",
  5431. pdev->stats.rx.multicast.bytes);
  5432. DP_PRINT_STATS("Errors:");
  5433. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5434. pdev->stats.replenish.rxdma_err);
  5435. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5436. pdev->stats.err.desc_alloc_fail);
  5437. DP_PRINT_STATS(" IP checksum error = %d",
  5438. pdev->stats.err.ip_csum_err);
  5439. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5440. pdev->stats.err.tcp_udp_csum_err);
  5441. /* Get bar_recv_cnt */
  5442. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5443. DP_PRINT_STATS("BAR Received Count: = %d",
  5444. pdev->stats.rx.bar_recv_cnt);
  5445. }
  5446. /**
  5447. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  5448. * @pdev: DP_PDEV Handle
  5449. *
  5450. * Return: void
  5451. */
  5452. static inline void
  5453. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5454. {
  5455. struct cdp_pdev_mon_stats *rx_mon_stats;
  5456. rx_mon_stats = &pdev->rx_mon_stats;
  5457. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5458. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  5459. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5460. rx_mon_stats->status_ppdu_done);
  5461. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5462. rx_mon_stats->dest_ppdu_done);
  5463. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5464. rx_mon_stats->dest_mpdu_done);
  5465. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5466. rx_mon_stats->dest_mpdu_drop);
  5467. DP_PRINT_STATS("dup_mon_linkdesc_cnt = %d",
  5468. rx_mon_stats->dup_mon_linkdesc_cnt);
  5469. DP_PRINT_STATS("dup_mon_buf_cnt = %d",
  5470. rx_mon_stats->dup_mon_buf_cnt);
  5471. }
  5472. /**
  5473. * dp_print_soc_tx_stats(): Print SOC level stats
  5474. * @soc DP_SOC Handle
  5475. *
  5476. * Return: void
  5477. */
  5478. static inline void
  5479. dp_print_soc_tx_stats(struct dp_soc *soc)
  5480. {
  5481. uint8_t desc_pool_id;
  5482. soc->stats.tx.desc_in_use = 0;
  5483. DP_PRINT_STATS("SOC Tx Stats:\n");
  5484. for (desc_pool_id = 0;
  5485. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5486. desc_pool_id++)
  5487. soc->stats.tx.desc_in_use +=
  5488. soc->tx_desc[desc_pool_id].num_allocated;
  5489. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5490. soc->stats.tx.desc_in_use);
  5491. DP_PRINT_STATS("Invalid peer:");
  5492. DP_PRINT_STATS(" Packets = %d",
  5493. soc->stats.tx.tx_invalid_peer.num);
  5494. DP_PRINT_STATS(" Bytes = %llu",
  5495. soc->stats.tx.tx_invalid_peer.bytes);
  5496. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5497. soc->stats.tx.tcl_ring_full[0],
  5498. soc->stats.tx.tcl_ring_full[1],
  5499. soc->stats.tx.tcl_ring_full[2]);
  5500. }
  5501. /**
  5502. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5503. * @soc: DP_SOC Handle
  5504. *
  5505. * Return:void
  5506. */
  5507. static inline void
  5508. dp_print_soc_rx_stats(struct dp_soc *soc)
  5509. {
  5510. uint32_t i;
  5511. char reo_error[DP_REO_ERR_LENGTH];
  5512. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5513. uint8_t index = 0;
  5514. DP_PRINT_STATS("SOC Rx Stats:\n");
  5515. DP_PRINT_STATS("Fragmented packets: %u",
  5516. soc->stats.rx.rx_frags);
  5517. DP_PRINT_STATS("Reo reinjected packets: %u",
  5518. soc->stats.rx.reo_reinject);
  5519. DP_PRINT_STATS("Errors:\n");
  5520. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5521. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5522. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5523. DP_PRINT_STATS("Invalid RBM = %d",
  5524. soc->stats.rx.err.invalid_rbm);
  5525. DP_PRINT_STATS("Invalid Vdev = %d",
  5526. soc->stats.rx.err.invalid_vdev);
  5527. DP_PRINT_STATS("Invalid Pdev = %d",
  5528. soc->stats.rx.err.invalid_pdev);
  5529. DP_PRINT_STATS("Invalid Peer = %d",
  5530. soc->stats.rx.err.rx_invalid_peer.num);
  5531. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5532. soc->stats.rx.err.hal_ring_access_fail);
  5533. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  5534. DP_PRINT_STATS("RX HP out_of_sync: %d", soc->stats.rx.hp_oos);
  5535. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5536. index += qdf_snprint(&rxdma_error[index],
  5537. DP_RXDMA_ERR_LENGTH - index,
  5538. " %d", soc->stats.rx.err.rxdma_error[i]);
  5539. }
  5540. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  5541. rxdma_error);
  5542. index = 0;
  5543. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5544. index += qdf_snprint(&reo_error[index],
  5545. DP_REO_ERR_LENGTH - index,
  5546. " %d", soc->stats.rx.err.reo_error[i]);
  5547. }
  5548. DP_PRINT_STATS("REO Error(0-14):%s",
  5549. reo_error);
  5550. }
  5551. /**
  5552. * dp_srng_get_str_from_ring_type() - Return string name for a ring
  5553. * @ring_type: Ring
  5554. *
  5555. * Return: char const pointer
  5556. */
  5557. static inline const
  5558. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  5559. {
  5560. switch (ring_type) {
  5561. case REO_DST:
  5562. return "Reo_dst";
  5563. case REO_EXCEPTION:
  5564. return "Reo_exception";
  5565. case REO_CMD:
  5566. return "Reo_cmd";
  5567. case REO_REINJECT:
  5568. return "Reo_reinject";
  5569. case REO_STATUS:
  5570. return "Reo_status";
  5571. case WBM2SW_RELEASE:
  5572. return "wbm2sw_release";
  5573. case TCL_DATA:
  5574. return "tcl_data";
  5575. case TCL_CMD:
  5576. return "tcl_cmd";
  5577. case TCL_STATUS:
  5578. return "tcl_status";
  5579. case SW2WBM_RELEASE:
  5580. return "sw2wbm_release";
  5581. case RXDMA_BUF:
  5582. return "Rxdma_buf";
  5583. case RXDMA_DST:
  5584. return "Rxdma_dst";
  5585. case RXDMA_MONITOR_BUF:
  5586. return "Rxdma_monitor_buf";
  5587. case RXDMA_MONITOR_DESC:
  5588. return "Rxdma_monitor_desc";
  5589. case RXDMA_MONITOR_STATUS:
  5590. return "Rxdma_monitor_status";
  5591. default:
  5592. dp_err("Invalid ring type");
  5593. break;
  5594. }
  5595. return "Invalid";
  5596. }
  5597. /**
  5598. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  5599. * @soc: DP_SOC handle
  5600. * @srng: DP_SRNG handle
  5601. * @ring_name: SRNG name
  5602. * @ring_type: srng src/dst ring
  5603. *
  5604. * Return: void
  5605. */
  5606. static void
  5607. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  5608. enum hal_ring_type ring_type)
  5609. {
  5610. uint32_t tailp;
  5611. uint32_t headp;
  5612. int32_t hw_headp = -1;
  5613. int32_t hw_tailp = -1;
  5614. const char *ring_name;
  5615. struct hal_soc *hal_soc = (struct hal_soc *)soc->hal_soc;
  5616. if (soc && srng && srng->hal_srng) {
  5617. ring_name = dp_srng_get_str_from_hal_ring_type(ring_type);
  5618. hal_get_sw_hptp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  5619. DP_PRINT_STATS("%s:SW:Head pointer = %d Tail Pointer = %d\n",
  5620. ring_name, headp, tailp);
  5621. hal_get_hw_hptp(hal_soc, srng->hal_srng, &hw_headp,
  5622. &hw_tailp, ring_type);
  5623. DP_PRINT_STATS("%s:HW:Head pointer = %d Tail Pointer = %d\n",
  5624. ring_name, hw_headp, hw_tailp);
  5625. }
  5626. }
  5627. /**
  5628. * dp_print_mon_ring_stats_from_hal() - Print stat for monitor rings based
  5629. * on target
  5630. * @pdev: physical device handle
  5631. * @mac_id: mac id
  5632. *
  5633. * Return: void
  5634. */
  5635. static inline
  5636. void dp_print_mon_ring_stat_from_hal(struct dp_pdev *pdev, uint8_t mac_id)
  5637. {
  5638. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable) {
  5639. dp_print_ring_stat_from_hal(pdev->soc,
  5640. &pdev->rxdma_mon_buf_ring[mac_id],
  5641. RXDMA_MONITOR_BUF);
  5642. dp_print_ring_stat_from_hal(pdev->soc,
  5643. &pdev->rxdma_mon_dst_ring[mac_id],
  5644. RXDMA_MONITOR_DST);
  5645. dp_print_ring_stat_from_hal(pdev->soc,
  5646. &pdev->rxdma_mon_desc_ring[mac_id],
  5647. RXDMA_MONITOR_DESC);
  5648. }
  5649. dp_print_ring_stat_from_hal(pdev->soc,
  5650. &pdev->rxdma_mon_status_ring[mac_id],
  5651. RXDMA_MONITOR_STATUS);
  5652. }
  5653. /**
  5654. * dp_print_ring_stats(): Print tail and head pointer
  5655. * @pdev: DP_PDEV handle
  5656. *
  5657. * Return:void
  5658. */
  5659. static inline void
  5660. dp_print_ring_stats(struct dp_pdev *pdev)
  5661. {
  5662. uint32_t i;
  5663. int mac_id;
  5664. dp_print_ring_stat_from_hal(pdev->soc,
  5665. &pdev->soc->reo_exception_ring,
  5666. REO_EXCEPTION);
  5667. dp_print_ring_stat_from_hal(pdev->soc,
  5668. &pdev->soc->reo_reinject_ring,
  5669. REO_REINJECT);
  5670. dp_print_ring_stat_from_hal(pdev->soc,
  5671. &pdev->soc->reo_cmd_ring,
  5672. REO_CMD);
  5673. dp_print_ring_stat_from_hal(pdev->soc,
  5674. &pdev->soc->reo_status_ring,
  5675. REO_STATUS);
  5676. dp_print_ring_stat_from_hal(pdev->soc,
  5677. &pdev->soc->rx_rel_ring,
  5678. WBM2SW_RELEASE);
  5679. dp_print_ring_stat_from_hal(pdev->soc,
  5680. &pdev->soc->tcl_cmd_ring,
  5681. TCL_CMD);
  5682. dp_print_ring_stat_from_hal(pdev->soc,
  5683. &pdev->soc->tcl_status_ring,
  5684. TCL_STATUS);
  5685. dp_print_ring_stat_from_hal(pdev->soc,
  5686. &pdev->soc->wbm_desc_rel_ring,
  5687. SW2WBM_RELEASE);
  5688. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  5689. dp_print_ring_stat_from_hal(pdev->soc,
  5690. &pdev->soc->reo_dest_ring[i],
  5691. REO_DST);
  5692. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++)
  5693. dp_print_ring_stat_from_hal(pdev->soc,
  5694. &pdev->soc->tcl_data_ring[i],
  5695. TCL_DATA);
  5696. for (i = 0; i < MAX_TCL_DATA_RINGS; i++)
  5697. dp_print_ring_stat_from_hal(pdev->soc,
  5698. &pdev->soc->tx_comp_ring[i],
  5699. WBM2SW_RELEASE);
  5700. dp_print_ring_stat_from_hal(pdev->soc,
  5701. &pdev->rx_refill_buf_ring,
  5702. RXDMA_BUF);
  5703. dp_print_ring_stat_from_hal(pdev->soc,
  5704. &pdev->rx_refill_buf_ring2,
  5705. RXDMA_BUF);
  5706. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  5707. dp_print_ring_stat_from_hal(pdev->soc,
  5708. &pdev->rx_mac_buf_ring[i],
  5709. RXDMA_BUF);
  5710. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++)
  5711. dp_print_mon_ring_stat_from_hal(pdev, mac_id);
  5712. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++)
  5713. dp_print_ring_stat_from_hal(pdev->soc,
  5714. &pdev->rxdma_err_dst_ring[i],
  5715. RXDMA_DST);
  5716. }
  5717. /**
  5718. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5719. * @vdev: DP_VDEV handle
  5720. *
  5721. * Return:void
  5722. */
  5723. static inline void
  5724. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5725. {
  5726. struct dp_peer *peer = NULL;
  5727. DP_STATS_CLR(vdev->pdev);
  5728. DP_STATS_CLR(vdev->pdev->soc);
  5729. DP_STATS_CLR(vdev);
  5730. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5731. if (!peer)
  5732. return;
  5733. DP_STATS_CLR(peer);
  5734. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5735. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5736. &peer->stats, peer->peer_ids[0],
  5737. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  5738. #endif
  5739. }
  5740. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5741. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5742. &vdev->stats, vdev->vdev_id,
  5743. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5744. #endif
  5745. }
  5746. /**
  5747. * dp_print_common_rates_info(): Print common rate for tx or rx
  5748. * @pkt_type_array: rate type array contains rate info
  5749. *
  5750. * Return:void
  5751. */
  5752. static inline void
  5753. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5754. {
  5755. uint8_t mcs, pkt_type;
  5756. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5757. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5758. if (!dp_rate_string[pkt_type][mcs].valid)
  5759. continue;
  5760. DP_PRINT_STATS(" %s = %d",
  5761. dp_rate_string[pkt_type][mcs].mcs_type,
  5762. pkt_type_array[pkt_type].mcs_count[mcs]);
  5763. }
  5764. DP_PRINT_STATS("\n");
  5765. }
  5766. }
  5767. /**
  5768. * dp_print_rx_rates(): Print Rx rate stats
  5769. * @vdev: DP_VDEV handle
  5770. *
  5771. * Return:void
  5772. */
  5773. static inline void
  5774. dp_print_rx_rates(struct dp_vdev *vdev)
  5775. {
  5776. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5777. uint8_t i;
  5778. uint8_t index = 0;
  5779. char nss[DP_NSS_LENGTH];
  5780. DP_PRINT_STATS("Rx Rate Info:\n");
  5781. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5782. index = 0;
  5783. for (i = 0; i < SS_COUNT; i++) {
  5784. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5785. " %d", pdev->stats.rx.nss[i]);
  5786. }
  5787. DP_PRINT_STATS("NSS(1-8) = %s",
  5788. nss);
  5789. DP_PRINT_STATS("SGI ="
  5790. " 0.8us %d,"
  5791. " 0.4us %d,"
  5792. " 1.6us %d,"
  5793. " 3.2us %d,",
  5794. pdev->stats.rx.sgi_count[0],
  5795. pdev->stats.rx.sgi_count[1],
  5796. pdev->stats.rx.sgi_count[2],
  5797. pdev->stats.rx.sgi_count[3]);
  5798. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5799. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5800. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5801. DP_PRINT_STATS("Reception Type ="
  5802. " SU: %d,"
  5803. " MU_MIMO:%d,"
  5804. " MU_OFDMA:%d,"
  5805. " MU_OFDMA_MIMO:%d\n",
  5806. pdev->stats.rx.reception_type[0],
  5807. pdev->stats.rx.reception_type[1],
  5808. pdev->stats.rx.reception_type[2],
  5809. pdev->stats.rx.reception_type[3]);
  5810. DP_PRINT_STATS("Aggregation:\n");
  5811. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5812. pdev->stats.rx.ampdu_cnt);
  5813. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5814. pdev->stats.rx.non_ampdu_cnt);
  5815. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5816. pdev->stats.rx.amsdu_cnt);
  5817. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  5818. pdev->stats.rx.non_amsdu_cnt);
  5819. }
  5820. /**
  5821. * dp_print_tx_rates(): Print tx rates
  5822. * @vdev: DP_VDEV handle
  5823. *
  5824. * Return:void
  5825. */
  5826. static inline void
  5827. dp_print_tx_rates(struct dp_vdev *vdev)
  5828. {
  5829. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5830. uint8_t index;
  5831. char nss[DP_NSS_LENGTH];
  5832. int nss_index;
  5833. DP_PRINT_STATS("Tx Rate Info:\n");
  5834. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  5835. DP_PRINT_STATS("SGI ="
  5836. " 0.8us %d"
  5837. " 0.4us %d"
  5838. " 1.6us %d"
  5839. " 3.2us %d",
  5840. pdev->stats.tx.sgi_count[0],
  5841. pdev->stats.tx.sgi_count[1],
  5842. pdev->stats.tx.sgi_count[2],
  5843. pdev->stats.tx.sgi_count[3]);
  5844. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5845. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  5846. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  5847. index = 0;
  5848. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  5849. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5850. " %d", pdev->stats.tx.nss[nss_index]);
  5851. }
  5852. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  5853. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  5854. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  5855. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  5856. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  5857. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  5858. DP_PRINT_STATS("Aggregation:\n");
  5859. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  5860. pdev->stats.tx.amsdu_cnt);
  5861. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  5862. pdev->stats.tx.non_amsdu_cnt);
  5863. }
  5864. /**
  5865. * dp_print_peer_stats():print peer stats
  5866. * @peer: DP_PEER handle
  5867. *
  5868. * return void
  5869. */
  5870. static inline void dp_print_peer_stats(struct dp_peer *peer)
  5871. {
  5872. uint8_t i;
  5873. uint32_t index;
  5874. char nss[DP_NSS_LENGTH];
  5875. DP_PRINT_STATS("Node Tx Stats:\n");
  5876. DP_PRINT_STATS("Total Packet Completions = %d",
  5877. peer->stats.tx.comp_pkt.num);
  5878. DP_PRINT_STATS("Total Bytes Completions = %llu",
  5879. peer->stats.tx.comp_pkt.bytes);
  5880. DP_PRINT_STATS("Success Packets = %d",
  5881. peer->stats.tx.tx_success.num);
  5882. DP_PRINT_STATS("Success Bytes = %llu",
  5883. peer->stats.tx.tx_success.bytes);
  5884. DP_PRINT_STATS("Unicast Success Packets = %d",
  5885. peer->stats.tx.ucast.num);
  5886. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  5887. peer->stats.tx.ucast.bytes);
  5888. DP_PRINT_STATS("Multicast Success Packets = %d",
  5889. peer->stats.tx.mcast.num);
  5890. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  5891. peer->stats.tx.mcast.bytes);
  5892. DP_PRINT_STATS("Broadcast Success Packets = %d",
  5893. peer->stats.tx.bcast.num);
  5894. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  5895. peer->stats.tx.bcast.bytes);
  5896. DP_PRINT_STATS("Packets Failed = %d",
  5897. peer->stats.tx.tx_failed);
  5898. DP_PRINT_STATS("Packets In OFDMA = %d",
  5899. peer->stats.tx.ofdma);
  5900. DP_PRINT_STATS("Packets In STBC = %d",
  5901. peer->stats.tx.stbc);
  5902. DP_PRINT_STATS("Packets In LDPC = %d",
  5903. peer->stats.tx.ldpc);
  5904. DP_PRINT_STATS("Packet Retries = %d",
  5905. peer->stats.tx.retries);
  5906. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  5907. peer->stats.tx.amsdu_cnt);
  5908. DP_PRINT_STATS("Last Packet RSSI = %d",
  5909. peer->stats.tx.last_ack_rssi);
  5910. DP_PRINT_STATS("Dropped At FW: Removed Pkts = %u",
  5911. peer->stats.tx.dropped.fw_rem.num);
  5912. DP_PRINT_STATS("Dropped At FW: Removed bytes = %llu",
  5913. peer->stats.tx.dropped.fw_rem.bytes);
  5914. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  5915. peer->stats.tx.dropped.fw_rem_tx);
  5916. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  5917. peer->stats.tx.dropped.fw_rem_notx);
  5918. DP_PRINT_STATS("Dropped : Age Out = %d",
  5919. peer->stats.tx.dropped.age_out);
  5920. DP_PRINT_STATS("NAWDS : ");
  5921. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  5922. peer->stats.tx.nawds_mcast_drop);
  5923. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  5924. peer->stats.tx.nawds_mcast.num);
  5925. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  5926. peer->stats.tx.nawds_mcast.bytes);
  5927. DP_PRINT_STATS("Rate Info:");
  5928. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  5929. DP_PRINT_STATS("SGI = "
  5930. " 0.8us %d"
  5931. " 0.4us %d"
  5932. " 1.6us %d"
  5933. " 3.2us %d",
  5934. peer->stats.tx.sgi_count[0],
  5935. peer->stats.tx.sgi_count[1],
  5936. peer->stats.tx.sgi_count[2],
  5937. peer->stats.tx.sgi_count[3]);
  5938. DP_PRINT_STATS("Excess Retries per AC ");
  5939. DP_PRINT_STATS(" Best effort = %d",
  5940. peer->stats.tx.excess_retries_per_ac[0]);
  5941. DP_PRINT_STATS(" Background= %d",
  5942. peer->stats.tx.excess_retries_per_ac[1]);
  5943. DP_PRINT_STATS(" Video = %d",
  5944. peer->stats.tx.excess_retries_per_ac[2]);
  5945. DP_PRINT_STATS(" Voice = %d",
  5946. peer->stats.tx.excess_retries_per_ac[3]);
  5947. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  5948. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  5949. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  5950. index = 0;
  5951. for (i = 0; i < SS_COUNT; i++) {
  5952. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5953. " %d", peer->stats.tx.nss[i]);
  5954. }
  5955. DP_PRINT_STATS("NSS(1-8) = %s",
  5956. nss);
  5957. DP_PRINT_STATS("Aggregation:");
  5958. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  5959. peer->stats.tx.amsdu_cnt);
  5960. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  5961. peer->stats.tx.non_amsdu_cnt);
  5962. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  5963. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  5964. peer->stats.tx.tx_byte_rate);
  5965. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  5966. peer->stats.tx.tx_data_rate);
  5967. DP_PRINT_STATS("Node Rx Stats:");
  5968. DP_PRINT_STATS("Packets Sent To Stack = %d",
  5969. peer->stats.rx.to_stack.num);
  5970. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  5971. peer->stats.rx.to_stack.bytes);
  5972. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  5973. DP_PRINT_STATS("Ring Id = %d", i);
  5974. DP_PRINT_STATS(" Packets Received = %d",
  5975. peer->stats.rx.rcvd_reo[i].num);
  5976. DP_PRINT_STATS(" Bytes Received = %llu",
  5977. peer->stats.rx.rcvd_reo[i].bytes);
  5978. }
  5979. DP_PRINT_STATS("Multicast Packets Received = %d",
  5980. peer->stats.rx.multicast.num);
  5981. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  5982. peer->stats.rx.multicast.bytes);
  5983. DP_PRINT_STATS("Broadcast Packets Received = %d",
  5984. peer->stats.rx.bcast.num);
  5985. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  5986. peer->stats.rx.bcast.bytes);
  5987. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  5988. peer->stats.rx.intra_bss.pkts.num);
  5989. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  5990. peer->stats.rx.intra_bss.pkts.bytes);
  5991. DP_PRINT_STATS("Raw Packets Received = %d",
  5992. peer->stats.rx.raw.num);
  5993. DP_PRINT_STATS("Raw Bytes Received = %llu",
  5994. peer->stats.rx.raw.bytes);
  5995. DP_PRINT_STATS("Errors: MIC Errors = %d",
  5996. peer->stats.rx.err.mic_err);
  5997. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  5998. peer->stats.rx.err.decrypt_err);
  5999. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  6000. peer->stats.rx.non_ampdu_cnt);
  6001. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  6002. peer->stats.rx.ampdu_cnt);
  6003. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  6004. peer->stats.rx.non_amsdu_cnt);
  6005. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  6006. peer->stats.rx.amsdu_cnt);
  6007. DP_PRINT_STATS("NAWDS : ");
  6008. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  6009. peer->stats.rx.nawds_mcast_drop);
  6010. DP_PRINT_STATS("SGI ="
  6011. " 0.8us %d"
  6012. " 0.4us %d"
  6013. " 1.6us %d"
  6014. " 3.2us %d",
  6015. peer->stats.rx.sgi_count[0],
  6016. peer->stats.rx.sgi_count[1],
  6017. peer->stats.rx.sgi_count[2],
  6018. peer->stats.rx.sgi_count[3]);
  6019. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  6020. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  6021. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  6022. DP_PRINT_STATS("Reception Type ="
  6023. " SU %d,"
  6024. " MU_MIMO %d,"
  6025. " MU_OFDMA %d,"
  6026. " MU_OFDMA_MIMO %d",
  6027. peer->stats.rx.reception_type[0],
  6028. peer->stats.rx.reception_type[1],
  6029. peer->stats.rx.reception_type[2],
  6030. peer->stats.rx.reception_type[3]);
  6031. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  6032. index = 0;
  6033. for (i = 0; i < SS_COUNT; i++) {
  6034. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  6035. " %d", peer->stats.rx.nss[i]);
  6036. }
  6037. DP_PRINT_STATS("NSS(1-8) = %s",
  6038. nss);
  6039. DP_PRINT_STATS("Aggregation:");
  6040. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  6041. peer->stats.rx.ampdu_cnt);
  6042. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  6043. peer->stats.rx.non_ampdu_cnt);
  6044. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  6045. peer->stats.rx.amsdu_cnt);
  6046. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  6047. peer->stats.rx.non_amsdu_cnt);
  6048. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  6049. DP_PRINT_STATS(" Bytes received in last sec: %d",
  6050. peer->stats.rx.rx_byte_rate);
  6051. DP_PRINT_STATS(" Data received in last sec: %d",
  6052. peer->stats.rx.rx_data_rate);
  6053. }
  6054. /*
  6055. * dp_get_host_peer_stats()- function to print peer stats
  6056. * @pdev_handle: DP_PDEV handle
  6057. * @mac_addr: mac address of the peer
  6058. *
  6059. * Return: void
  6060. */
  6061. static void
  6062. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  6063. {
  6064. struct dp_peer *peer;
  6065. uint8_t local_id;
  6066. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  6067. &local_id);
  6068. if (!peer) {
  6069. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6070. "%s: Invalid peer\n", __func__);
  6071. return;
  6072. }
  6073. dp_print_peer_stats(peer);
  6074. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  6075. }
  6076. /**
  6077. * dp_print_soc_cfg_params()- Dump soc wlan config parameters
  6078. * @soc_handle: Soc handle
  6079. *
  6080. * Return: void
  6081. */
  6082. static void
  6083. dp_print_soc_cfg_params(struct dp_soc *soc)
  6084. {
  6085. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  6086. uint8_t index = 0, i = 0;
  6087. char ring_mask[DP_MAX_INT_CONTEXTS_STRING_LENGTH];
  6088. int num_of_int_contexts;
  6089. if (!soc) {
  6090. dp_err("Context is null");
  6091. return;
  6092. }
  6093. soc_cfg_ctx = soc->wlan_cfg_ctx;
  6094. if (!soc_cfg_ctx) {
  6095. dp_err("Context is null");
  6096. return;
  6097. }
  6098. num_of_int_contexts =
  6099. wlan_cfg_get_num_contexts(soc_cfg_ctx);
  6100. DP_TRACE_STATS(DEBUG, "No. of interrupt contexts: %u",
  6101. soc_cfg_ctx->num_int_ctxts);
  6102. DP_TRACE_STATS(DEBUG, "Max clients: %u",
  6103. soc_cfg_ctx->max_clients);
  6104. DP_TRACE_STATS(DEBUG, "Max alloc size: %u ",
  6105. soc_cfg_ctx->max_alloc_size);
  6106. DP_TRACE_STATS(DEBUG, "Per pdev tx ring: %u ",
  6107. soc_cfg_ctx->per_pdev_tx_ring);
  6108. DP_TRACE_STATS(DEBUG, "Num tcl data rings: %u ",
  6109. soc_cfg_ctx->num_tcl_data_rings);
  6110. DP_TRACE_STATS(DEBUG, "Per pdev rx ring: %u ",
  6111. soc_cfg_ctx->per_pdev_rx_ring);
  6112. DP_TRACE_STATS(DEBUG, "Per pdev lmac ring: %u ",
  6113. soc_cfg_ctx->per_pdev_lmac_ring);
  6114. DP_TRACE_STATS(DEBUG, "Num of reo dest rings: %u ",
  6115. soc_cfg_ctx->num_reo_dest_rings);
  6116. DP_TRACE_STATS(DEBUG, "Num tx desc pool: %u ",
  6117. soc_cfg_ctx->num_tx_desc_pool);
  6118. DP_TRACE_STATS(DEBUG, "Num tx ext desc pool: %u ",
  6119. soc_cfg_ctx->num_tx_ext_desc_pool);
  6120. DP_TRACE_STATS(DEBUG, "Num tx desc: %u ",
  6121. soc_cfg_ctx->num_tx_desc);
  6122. DP_TRACE_STATS(DEBUG, "Num tx ext desc: %u ",
  6123. soc_cfg_ctx->num_tx_ext_desc);
  6124. DP_TRACE_STATS(DEBUG, "Htt packet type: %u ",
  6125. soc_cfg_ctx->htt_packet_type);
  6126. DP_TRACE_STATS(DEBUG, "Max peer_ids: %u ",
  6127. soc_cfg_ctx->max_peer_id);
  6128. DP_TRACE_STATS(DEBUG, "Tx ring size: %u ",
  6129. soc_cfg_ctx->tx_ring_size);
  6130. DP_TRACE_STATS(DEBUG, "Tx comp ring size: %u ",
  6131. soc_cfg_ctx->tx_comp_ring_size);
  6132. DP_TRACE_STATS(DEBUG, "Tx comp ring size nss: %u ",
  6133. soc_cfg_ctx->tx_comp_ring_size_nss);
  6134. DP_TRACE_STATS(DEBUG, "Int batch threshold tx: %u ",
  6135. soc_cfg_ctx->int_batch_threshold_tx);
  6136. DP_TRACE_STATS(DEBUG, "Int timer threshold tx: %u ",
  6137. soc_cfg_ctx->int_timer_threshold_tx);
  6138. DP_TRACE_STATS(DEBUG, "Int batch threshold rx: %u ",
  6139. soc_cfg_ctx->int_batch_threshold_rx);
  6140. DP_TRACE_STATS(DEBUG, "Int timer threshold rx: %u ",
  6141. soc_cfg_ctx->int_timer_threshold_rx);
  6142. DP_TRACE_STATS(DEBUG, "Int batch threshold other: %u ",
  6143. soc_cfg_ctx->int_batch_threshold_other);
  6144. DP_TRACE_STATS(DEBUG, "Int timer threshold other: %u ",
  6145. soc_cfg_ctx->int_timer_threshold_other);
  6146. for (i = 0; i < num_of_int_contexts; i++) {
  6147. index += qdf_snprint(&ring_mask[index],
  6148. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6149. " %d",
  6150. soc_cfg_ctx->int_tx_ring_mask[i]);
  6151. }
  6152. DP_TRACE_STATS(DEBUG, "Tx ring mask (0-%d):%s",
  6153. num_of_int_contexts, ring_mask);
  6154. index = 0;
  6155. for (i = 0; i < num_of_int_contexts; i++) {
  6156. index += qdf_snprint(&ring_mask[index],
  6157. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6158. " %d",
  6159. soc_cfg_ctx->int_rx_ring_mask[i]);
  6160. }
  6161. DP_TRACE_STATS(DEBUG, "Rx ring mask (0-%d):%s",
  6162. num_of_int_contexts, ring_mask);
  6163. index = 0;
  6164. for (i = 0; i < num_of_int_contexts; i++) {
  6165. index += qdf_snprint(&ring_mask[index],
  6166. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6167. " %d",
  6168. soc_cfg_ctx->int_rx_mon_ring_mask[i]);
  6169. }
  6170. DP_TRACE_STATS(DEBUG, "Rx mon ring mask (0-%d):%s",
  6171. num_of_int_contexts, ring_mask);
  6172. index = 0;
  6173. for (i = 0; i < num_of_int_contexts; i++) {
  6174. index += qdf_snprint(&ring_mask[index],
  6175. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6176. " %d",
  6177. soc_cfg_ctx->int_rx_err_ring_mask[i]);
  6178. }
  6179. DP_TRACE_STATS(DEBUG, "Rx err ring mask (0-%d):%s",
  6180. num_of_int_contexts, ring_mask);
  6181. index = 0;
  6182. for (i = 0; i < num_of_int_contexts; i++) {
  6183. index += qdf_snprint(&ring_mask[index],
  6184. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6185. " %d",
  6186. soc_cfg_ctx->int_rx_wbm_rel_ring_mask[i]);
  6187. }
  6188. DP_TRACE_STATS(DEBUG, "Rx wbm rel ring mask (0-%d):%s",
  6189. num_of_int_contexts, ring_mask);
  6190. index = 0;
  6191. for (i = 0; i < num_of_int_contexts; i++) {
  6192. index += qdf_snprint(&ring_mask[index],
  6193. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6194. " %d",
  6195. soc_cfg_ctx->int_reo_status_ring_mask[i]);
  6196. }
  6197. DP_TRACE_STATS(DEBUG, "Reo ring mask (0-%d):%s",
  6198. num_of_int_contexts, ring_mask);
  6199. index = 0;
  6200. for (i = 0; i < num_of_int_contexts; i++) {
  6201. index += qdf_snprint(&ring_mask[index],
  6202. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6203. " %d",
  6204. soc_cfg_ctx->int_rxdma2host_ring_mask[i]);
  6205. }
  6206. DP_TRACE_STATS(DEBUG, "Rxdma2host ring mask (0-%d):%s",
  6207. num_of_int_contexts, ring_mask);
  6208. index = 0;
  6209. for (i = 0; i < num_of_int_contexts; i++) {
  6210. index += qdf_snprint(&ring_mask[index],
  6211. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  6212. " %d",
  6213. soc_cfg_ctx->int_host2rxdma_ring_mask[i]);
  6214. }
  6215. DP_TRACE_STATS(DEBUG, "Host2rxdma ring mask (0-%d):%s",
  6216. num_of_int_contexts, ring_mask);
  6217. DP_TRACE_STATS(DEBUG, "Rx hash: %u ",
  6218. soc_cfg_ctx->rx_hash);
  6219. DP_TRACE_STATS(DEBUG, "Tso enabled: %u ",
  6220. soc_cfg_ctx->tso_enabled);
  6221. DP_TRACE_STATS(DEBUG, "Lro enabled: %u ",
  6222. soc_cfg_ctx->lro_enabled);
  6223. DP_TRACE_STATS(DEBUG, "Sg enabled: %u ",
  6224. soc_cfg_ctx->sg_enabled);
  6225. DP_TRACE_STATS(DEBUG, "Gro enabled: %u ",
  6226. soc_cfg_ctx->gro_enabled);
  6227. DP_TRACE_STATS(DEBUG, "rawmode enabled: %u ",
  6228. soc_cfg_ctx->rawmode_enabled);
  6229. DP_TRACE_STATS(DEBUG, "peer flow ctrl enabled: %u ",
  6230. soc_cfg_ctx->peer_flow_ctrl_enabled);
  6231. DP_TRACE_STATS(DEBUG, "napi enabled: %u ",
  6232. soc_cfg_ctx->napi_enabled);
  6233. DP_TRACE_STATS(DEBUG, "Tcp Udp checksum offload: %u ",
  6234. soc_cfg_ctx->tcp_udp_checksumoffload);
  6235. DP_TRACE_STATS(DEBUG, "Defrag timeout check: %u ",
  6236. soc_cfg_ctx->defrag_timeout_check);
  6237. DP_TRACE_STATS(DEBUG, "Rx defrag min timeout: %u ",
  6238. soc_cfg_ctx->rx_defrag_min_timeout);
  6239. DP_TRACE_STATS(DEBUG, "WBM release ring: %u ",
  6240. soc_cfg_ctx->wbm_release_ring);
  6241. DP_TRACE_STATS(DEBUG, "TCL CMD ring: %u ",
  6242. soc_cfg_ctx->tcl_cmd_ring);
  6243. DP_TRACE_STATS(DEBUG, "TCL Status ring: %u ",
  6244. soc_cfg_ctx->tcl_status_ring);
  6245. DP_TRACE_STATS(DEBUG, "REO Reinject ring: %u ",
  6246. soc_cfg_ctx->reo_reinject_ring);
  6247. DP_TRACE_STATS(DEBUG, "RX release ring: %u ",
  6248. soc_cfg_ctx->rx_release_ring);
  6249. DP_TRACE_STATS(DEBUG, "REO Exception ring: %u ",
  6250. soc_cfg_ctx->reo_exception_ring);
  6251. DP_TRACE_STATS(DEBUG, "REO CMD ring: %u ",
  6252. soc_cfg_ctx->reo_cmd_ring);
  6253. DP_TRACE_STATS(DEBUG, "REO STATUS ring: %u ",
  6254. soc_cfg_ctx->reo_status_ring);
  6255. DP_TRACE_STATS(DEBUG, "RXDMA refill ring: %u ",
  6256. soc_cfg_ctx->rxdma_refill_ring);
  6257. DP_TRACE_STATS(DEBUG, "RXDMA err dst ring: %u ",
  6258. soc_cfg_ctx->rxdma_err_dst_ring);
  6259. }
  6260. /**
  6261. * dp_print_vdev_cfg_params() - Print the pdev cfg parameters
  6262. * @pdev_handle: DP pdev handle
  6263. *
  6264. * Return - void
  6265. */
  6266. static void
  6267. dp_print_pdev_cfg_params(struct dp_pdev *pdev)
  6268. {
  6269. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  6270. if (!pdev) {
  6271. dp_err("Context is null");
  6272. return;
  6273. }
  6274. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  6275. if (!pdev_cfg_ctx) {
  6276. dp_err("Context is null");
  6277. return;
  6278. }
  6279. DP_TRACE_STATS(DEBUG, "Rx dma buf ring size: %d ",
  6280. pdev_cfg_ctx->rx_dma_buf_ring_size);
  6281. DP_TRACE_STATS(DEBUG, "DMA Mon buf ring size: %d ",
  6282. pdev_cfg_ctx->dma_mon_buf_ring_size);
  6283. DP_TRACE_STATS(DEBUG, "DMA Mon dest ring size: %d ",
  6284. pdev_cfg_ctx->dma_mon_dest_ring_size);
  6285. DP_TRACE_STATS(DEBUG, "DMA Mon status ring size: %d ",
  6286. pdev_cfg_ctx->dma_mon_status_ring_size);
  6287. DP_TRACE_STATS(DEBUG, "Rxdma monitor desc ring: %d",
  6288. pdev_cfg_ctx->rxdma_monitor_desc_ring);
  6289. DP_TRACE_STATS(DEBUG, "Num mac rings: %d ",
  6290. pdev_cfg_ctx->num_mac_rings);
  6291. }
  6292. /**
  6293. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  6294. *
  6295. * Return: None
  6296. */
  6297. static void dp_txrx_stats_help(void)
  6298. {
  6299. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  6300. dp_info("stats_option:");
  6301. dp_info(" 1 -- HTT Tx Statistics");
  6302. dp_info(" 2 -- HTT Rx Statistics");
  6303. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  6304. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  6305. dp_info(" 5 -- HTT Error Statistics");
  6306. dp_info(" 6 -- HTT TQM Statistics");
  6307. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  6308. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  6309. dp_info(" 9 -- HTT Tx Rate Statistics");
  6310. dp_info(" 10 -- HTT Rx Rate Statistics");
  6311. dp_info(" 11 -- HTT Peer Statistics");
  6312. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  6313. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  6314. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  6315. dp_info(" 15 -- HTT SRNG Statistics");
  6316. dp_info(" 16 -- HTT SFM Info Statistics");
  6317. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  6318. dp_info(" 18 -- HTT Peer List Details");
  6319. dp_info(" 20 -- Clear Host Statistics");
  6320. dp_info(" 21 -- Host Rx Rate Statistics");
  6321. dp_info(" 22 -- Host Tx Rate Statistics");
  6322. dp_info(" 23 -- Host Tx Statistics");
  6323. dp_info(" 24 -- Host Rx Statistics");
  6324. dp_info(" 25 -- Host AST Statistics");
  6325. dp_info(" 26 -- Host SRNG PTR Statistics");
  6326. dp_info(" 27 -- Host Mon Statistics");
  6327. dp_info(" 28 -- Host REO Queue Statistics");
  6328. dp_info(" 29 -- Host Soc cfg param Statistics");
  6329. dp_info(" 30 -- Host pdev cfg param Statistics");
  6330. }
  6331. /**
  6332. * dp_print_host_stats()- Function to print the stats aggregated at host
  6333. * @vdev_handle: DP_VDEV handle
  6334. * @type: host stats type
  6335. *
  6336. * Return: 0 on success, print error message in case of failure
  6337. */
  6338. static int
  6339. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  6340. struct cdp_txrx_stats_req *req)
  6341. {
  6342. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6343. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6344. enum cdp_host_txrx_stats type =
  6345. dp_stats_mapping_table[req->stats][STATS_HOST];
  6346. dp_aggregate_pdev_stats(pdev);
  6347. switch (type) {
  6348. case TXRX_CLEAR_STATS:
  6349. dp_txrx_host_stats_clr(vdev);
  6350. break;
  6351. case TXRX_RX_RATE_STATS:
  6352. dp_print_rx_rates(vdev);
  6353. break;
  6354. case TXRX_TX_RATE_STATS:
  6355. dp_print_tx_rates(vdev);
  6356. break;
  6357. case TXRX_TX_HOST_STATS:
  6358. dp_print_pdev_tx_stats(pdev);
  6359. dp_print_soc_tx_stats(pdev->soc);
  6360. break;
  6361. case TXRX_RX_HOST_STATS:
  6362. dp_print_pdev_rx_stats(pdev);
  6363. dp_print_soc_rx_stats(pdev->soc);
  6364. break;
  6365. case TXRX_AST_STATS:
  6366. dp_print_ast_stats(pdev->soc);
  6367. dp_print_peer_table(vdev);
  6368. break;
  6369. case TXRX_SRNG_PTR_STATS:
  6370. dp_print_ring_stats(pdev);
  6371. break;
  6372. case TXRX_RX_MON_STATS:
  6373. dp_print_pdev_rx_mon_stats(pdev);
  6374. break;
  6375. case TXRX_REO_QUEUE_STATS:
  6376. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  6377. break;
  6378. case TXRX_SOC_CFG_PARAMS:
  6379. dp_print_soc_cfg_params(pdev->soc);
  6380. break;
  6381. case TXRX_PDEV_CFG_PARAMS:
  6382. dp_print_pdev_cfg_params(pdev);
  6383. break;
  6384. default:
  6385. dp_info("Wrong Input For TxRx Host Stats");
  6386. dp_txrx_stats_help();
  6387. break;
  6388. }
  6389. return 0;
  6390. }
  6391. /*
  6392. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  6393. * @pdev: DP_PDEV handle
  6394. *
  6395. * Return: void
  6396. */
  6397. static void
  6398. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  6399. {
  6400. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  6401. int mac_id;
  6402. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  6403. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6404. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6405. pdev->pdev_id);
  6406. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6407. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6408. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6409. }
  6410. }
  6411. /*
  6412. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  6413. * @pdev: DP_PDEV handle
  6414. *
  6415. * Return: void
  6416. */
  6417. static void
  6418. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  6419. {
  6420. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6421. int mac_id;
  6422. htt_tlv_filter.mpdu_start = 1;
  6423. htt_tlv_filter.msdu_start = 0;
  6424. htt_tlv_filter.packet = 0;
  6425. htt_tlv_filter.msdu_end = 0;
  6426. htt_tlv_filter.mpdu_end = 0;
  6427. htt_tlv_filter.attention = 0;
  6428. htt_tlv_filter.ppdu_start = 1;
  6429. htt_tlv_filter.ppdu_end = 1;
  6430. htt_tlv_filter.ppdu_end_user_stats = 1;
  6431. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6432. htt_tlv_filter.ppdu_end_status_done = 1;
  6433. htt_tlv_filter.enable_fp = 1;
  6434. htt_tlv_filter.enable_md = 0;
  6435. if (pdev->neighbour_peers_added &&
  6436. pdev->soc->hw_nac_monitor_support) {
  6437. htt_tlv_filter.enable_md = 1;
  6438. htt_tlv_filter.packet_header = 1;
  6439. }
  6440. if (pdev->mcopy_mode) {
  6441. htt_tlv_filter.packet_header = 1;
  6442. htt_tlv_filter.enable_mo = 1;
  6443. }
  6444. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6445. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6446. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6447. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6448. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6449. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6450. if (pdev->neighbour_peers_added &&
  6451. pdev->soc->hw_nac_monitor_support)
  6452. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  6453. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6454. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6455. pdev->pdev_id);
  6456. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6457. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6458. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6459. }
  6460. }
  6461. /*
  6462. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  6463. * modes are enabled or not.
  6464. * @dp_pdev: dp pdev handle.
  6465. *
  6466. * Return: bool
  6467. */
  6468. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  6469. {
  6470. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  6471. !pdev->mcopy_mode)
  6472. return true;
  6473. else
  6474. return false;
  6475. }
  6476. /*
  6477. *dp_set_bpr_enable() - API to enable/disable bpr feature
  6478. *@pdev_handle: DP_PDEV handle.
  6479. *@val: Provided value.
  6480. *
  6481. *Return: void
  6482. */
  6483. static void
  6484. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  6485. {
  6486. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6487. switch (val) {
  6488. case CDP_BPR_DISABLE:
  6489. pdev->bpr_enable = CDP_BPR_DISABLE;
  6490. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6491. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6492. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6493. } else if (pdev->enhanced_stats_en &&
  6494. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6495. !pdev->pktlog_ppdu_stats) {
  6496. dp_h2t_cfg_stats_msg_send(pdev,
  6497. DP_PPDU_STATS_CFG_ENH_STATS,
  6498. pdev->pdev_id);
  6499. }
  6500. break;
  6501. case CDP_BPR_ENABLE:
  6502. pdev->bpr_enable = CDP_BPR_ENABLE;
  6503. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  6504. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  6505. dp_h2t_cfg_stats_msg_send(pdev,
  6506. DP_PPDU_STATS_CFG_BPR,
  6507. pdev->pdev_id);
  6508. } else if (pdev->enhanced_stats_en &&
  6509. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6510. !pdev->pktlog_ppdu_stats) {
  6511. dp_h2t_cfg_stats_msg_send(pdev,
  6512. DP_PPDU_STATS_CFG_BPR_ENH,
  6513. pdev->pdev_id);
  6514. } else if (pdev->pktlog_ppdu_stats) {
  6515. dp_h2t_cfg_stats_msg_send(pdev,
  6516. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  6517. pdev->pdev_id);
  6518. }
  6519. break;
  6520. default:
  6521. break;
  6522. }
  6523. }
  6524. /*
  6525. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  6526. * @pdev_handle: DP_PDEV handle
  6527. * @val: user provided value
  6528. *
  6529. * Return: void
  6530. */
  6531. static void
  6532. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  6533. {
  6534. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6535. switch (val) {
  6536. case 0:
  6537. pdev->tx_sniffer_enable = 0;
  6538. pdev->mcopy_mode = 0;
  6539. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6540. !pdev->bpr_enable) {
  6541. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6542. dp_ppdu_ring_reset(pdev);
  6543. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  6544. dp_h2t_cfg_stats_msg_send(pdev,
  6545. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6546. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  6547. dp_h2t_cfg_stats_msg_send(pdev,
  6548. DP_PPDU_STATS_CFG_BPR_ENH,
  6549. pdev->pdev_id);
  6550. } else {
  6551. dp_h2t_cfg_stats_msg_send(pdev,
  6552. DP_PPDU_STATS_CFG_BPR,
  6553. pdev->pdev_id);
  6554. }
  6555. break;
  6556. case 1:
  6557. pdev->tx_sniffer_enable = 1;
  6558. pdev->mcopy_mode = 0;
  6559. if (!pdev->pktlog_ppdu_stats)
  6560. dp_h2t_cfg_stats_msg_send(pdev,
  6561. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6562. break;
  6563. case 2:
  6564. pdev->mcopy_mode = 1;
  6565. pdev->tx_sniffer_enable = 0;
  6566. dp_ppdu_ring_cfg(pdev);
  6567. if (!pdev->pktlog_ppdu_stats)
  6568. dp_h2t_cfg_stats_msg_send(pdev,
  6569. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6570. break;
  6571. default:
  6572. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6573. "Invalid value");
  6574. break;
  6575. }
  6576. }
  6577. /*
  6578. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  6579. * @pdev_handle: DP_PDEV handle
  6580. *
  6581. * Return: void
  6582. */
  6583. static void
  6584. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6585. {
  6586. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6587. if (pdev->enhanced_stats_en == 0)
  6588. dp_cal_client_timer_start(pdev->cal_client_ctx);
  6589. pdev->enhanced_stats_en = 1;
  6590. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6591. !pdev->monitor_vdev)
  6592. dp_ppdu_ring_cfg(pdev);
  6593. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6594. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6595. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6596. dp_h2t_cfg_stats_msg_send(pdev,
  6597. DP_PPDU_STATS_CFG_BPR_ENH,
  6598. pdev->pdev_id);
  6599. }
  6600. }
  6601. /*
  6602. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  6603. * @pdev_handle: DP_PDEV handle
  6604. *
  6605. * Return: void
  6606. */
  6607. static void
  6608. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6609. {
  6610. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6611. if (pdev->enhanced_stats_en == 1)
  6612. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  6613. pdev->enhanced_stats_en = 0;
  6614. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6615. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6616. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6617. dp_h2t_cfg_stats_msg_send(pdev,
  6618. DP_PPDU_STATS_CFG_BPR,
  6619. pdev->pdev_id);
  6620. }
  6621. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6622. !pdev->monitor_vdev)
  6623. dp_ppdu_ring_reset(pdev);
  6624. }
  6625. /*
  6626. * dp_get_fw_peer_stats()- function to print peer stats
  6627. * @pdev_handle: DP_PDEV handle
  6628. * @mac_addr: mac address of the peer
  6629. * @cap: Type of htt stats requested
  6630. *
  6631. * Currently Supporting only MAC ID based requests Only
  6632. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  6633. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  6634. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  6635. *
  6636. * Return: void
  6637. */
  6638. static void
  6639. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  6640. uint32_t cap)
  6641. {
  6642. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6643. int i;
  6644. uint32_t config_param0 = 0;
  6645. uint32_t config_param1 = 0;
  6646. uint32_t config_param2 = 0;
  6647. uint32_t config_param3 = 0;
  6648. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  6649. config_param0 |= (1 << (cap + 1));
  6650. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  6651. config_param1 |= (1 << i);
  6652. }
  6653. config_param2 |= (mac_addr[0] & 0x000000ff);
  6654. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  6655. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  6656. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  6657. config_param3 |= (mac_addr[4] & 0x000000ff);
  6658. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  6659. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6660. config_param0, config_param1, config_param2,
  6661. config_param3, 0, 0, 0);
  6662. }
  6663. /* This struct definition will be removed from here
  6664. * once it get added in FW headers*/
  6665. struct httstats_cmd_req {
  6666. uint32_t config_param0;
  6667. uint32_t config_param1;
  6668. uint32_t config_param2;
  6669. uint32_t config_param3;
  6670. int cookie;
  6671. u_int8_t stats_id;
  6672. };
  6673. /*
  6674. * dp_get_htt_stats: function to process the httstas request
  6675. * @pdev_handle: DP pdev handle
  6676. * @data: pointer to request data
  6677. * @data_len: length for request data
  6678. *
  6679. * return: void
  6680. */
  6681. static void
  6682. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  6683. {
  6684. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6685. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  6686. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  6687. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  6688. req->config_param0, req->config_param1,
  6689. req->config_param2, req->config_param3,
  6690. req->cookie, 0, 0);
  6691. }
  6692. /*
  6693. * dp_set_pdev_param: function to set parameters in pdev
  6694. * @pdev_handle: DP pdev handle
  6695. * @param: parameter type to be set
  6696. * @val: value of parameter to be set
  6697. *
  6698. * return: void
  6699. */
  6700. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  6701. enum cdp_pdev_param_type param, uint8_t val)
  6702. {
  6703. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6704. switch (param) {
  6705. case CDP_CONFIG_DEBUG_SNIFFER:
  6706. dp_config_debug_sniffer(pdev_handle, val);
  6707. break;
  6708. case CDP_CONFIG_BPR_ENABLE:
  6709. dp_set_bpr_enable(pdev_handle, val);
  6710. break;
  6711. case CDP_CONFIG_PRIMARY_RADIO:
  6712. pdev->is_primary = val;
  6713. break;
  6714. default:
  6715. break;
  6716. }
  6717. }
  6718. /*
  6719. * dp_get_vdev_param: function to get parameters from vdev
  6720. * @param: parameter type to get value
  6721. *
  6722. * return: void
  6723. */
  6724. static uint32_t dp_get_vdev_param(struct cdp_vdev *vdev_handle,
  6725. enum cdp_vdev_param_type param)
  6726. {
  6727. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6728. uint32_t val;
  6729. switch (param) {
  6730. case CDP_ENABLE_WDS:
  6731. val = vdev->wds_enabled;
  6732. break;
  6733. case CDP_ENABLE_MEC:
  6734. val = vdev->mec_enabled;
  6735. break;
  6736. case CDP_ENABLE_DA_WAR:
  6737. val = vdev->da_war_enabled;
  6738. break;
  6739. default:
  6740. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6741. "param value %d is wrong\n",
  6742. param);
  6743. val = -1;
  6744. break;
  6745. }
  6746. return val;
  6747. }
  6748. /*
  6749. * dp_set_vdev_param: function to set parameters in vdev
  6750. * @param: parameter type to be set
  6751. * @val: value of parameter to be set
  6752. *
  6753. * return: void
  6754. */
  6755. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  6756. enum cdp_vdev_param_type param, uint32_t val)
  6757. {
  6758. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6759. switch (param) {
  6760. case CDP_ENABLE_WDS:
  6761. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6762. "wds_enable %d for vdev(%p) id(%d)\n",
  6763. val, vdev, vdev->vdev_id);
  6764. vdev->wds_enabled = val;
  6765. break;
  6766. case CDP_ENABLE_MEC:
  6767. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6768. "mec_enable %d for vdev(%p) id(%d)\n",
  6769. val, vdev, vdev->vdev_id);
  6770. vdev->mec_enabled = val;
  6771. break;
  6772. case CDP_ENABLE_DA_WAR:
  6773. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6774. "da_war_enable %d for vdev(%p) id(%d)\n",
  6775. val, vdev, vdev->vdev_id);
  6776. vdev->da_war_enabled = val;
  6777. break;
  6778. case CDP_ENABLE_NAWDS:
  6779. vdev->nawds_enabled = val;
  6780. break;
  6781. case CDP_ENABLE_MCAST_EN:
  6782. vdev->mcast_enhancement_en = val;
  6783. break;
  6784. case CDP_ENABLE_PROXYSTA:
  6785. vdev->proxysta_vdev = val;
  6786. break;
  6787. case CDP_UPDATE_TDLS_FLAGS:
  6788. vdev->tdls_link_connected = val;
  6789. break;
  6790. case CDP_CFG_WDS_AGING_TIMER:
  6791. if (val == 0)
  6792. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  6793. else if (val != vdev->wds_aging_timer_val)
  6794. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, val);
  6795. vdev->wds_aging_timer_val = val;
  6796. break;
  6797. case CDP_ENABLE_AP_BRIDGE:
  6798. if (wlan_op_mode_sta != vdev->opmode)
  6799. vdev->ap_bridge_enabled = val;
  6800. else
  6801. vdev->ap_bridge_enabled = false;
  6802. break;
  6803. case CDP_ENABLE_CIPHER:
  6804. vdev->sec_type = val;
  6805. break;
  6806. case CDP_ENABLE_QWRAP_ISOLATION:
  6807. vdev->isolation_vdev = val;
  6808. break;
  6809. default:
  6810. break;
  6811. }
  6812. dp_tx_vdev_update_search_flags(vdev);
  6813. }
  6814. /**
  6815. * dp_peer_set_nawds: set nawds bit in peer
  6816. * @peer_handle: pointer to peer
  6817. * @value: enable/disable nawds
  6818. *
  6819. * return: void
  6820. */
  6821. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  6822. {
  6823. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6824. peer->nawds_enabled = value;
  6825. }
  6826. /*
  6827. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  6828. * @vdev_handle: DP_VDEV handle
  6829. * @map_id:ID of map that needs to be updated
  6830. *
  6831. * Return: void
  6832. */
  6833. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  6834. uint8_t map_id)
  6835. {
  6836. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6837. vdev->dscp_tid_map_id = map_id;
  6838. return;
  6839. }
  6840. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  6841. * @peer_handle: DP pdev handle
  6842. *
  6843. * return : cdp_pdev_stats pointer
  6844. */
  6845. static struct cdp_pdev_stats*
  6846. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  6847. {
  6848. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6849. dp_aggregate_pdev_stats(pdev);
  6850. return &pdev->stats;
  6851. }
  6852. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  6853. * @peer_handle: DP_PEER handle
  6854. *
  6855. * return : cdp_peer_stats pointer
  6856. */
  6857. static struct cdp_peer_stats*
  6858. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  6859. {
  6860. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6861. qdf_assert(peer);
  6862. return &peer->stats;
  6863. }
  6864. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  6865. * @peer_handle: DP_PEER handle
  6866. *
  6867. * return : void
  6868. */
  6869. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  6870. {
  6871. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6872. qdf_assert(peer);
  6873. qdf_mem_set(&peer->stats, sizeof(peer->stats), 0);
  6874. }
  6875. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  6876. * @vdev_handle: DP_VDEV handle
  6877. * @buf: buffer for vdev stats
  6878. *
  6879. * return : int
  6880. */
  6881. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  6882. bool is_aggregate)
  6883. {
  6884. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6885. struct cdp_vdev_stats *vdev_stats = (struct cdp_vdev_stats *)buf;
  6886. if (is_aggregate)
  6887. dp_aggregate_vdev_stats(vdev, buf);
  6888. else
  6889. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  6890. return 0;
  6891. }
  6892. /*
  6893. * dp_get_total_per(): get total per
  6894. * @pdev_handle: DP_PDEV handle
  6895. *
  6896. * Return: % error rate using retries per packet and success packets
  6897. */
  6898. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  6899. {
  6900. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6901. dp_aggregate_pdev_stats(pdev);
  6902. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  6903. return 0;
  6904. return ((pdev->stats.tx.retries * 100) /
  6905. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  6906. }
  6907. /*
  6908. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  6909. * @pdev_handle: DP_PDEV handle
  6910. * @buf: to hold pdev_stats
  6911. *
  6912. * Return: int
  6913. */
  6914. static int
  6915. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  6916. {
  6917. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6918. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  6919. struct cdp_txrx_stats_req req = {0,};
  6920. dp_aggregate_pdev_stats(pdev);
  6921. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  6922. req.cookie_val = 1;
  6923. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6924. req.param1, req.param2, req.param3, 0,
  6925. req.cookie_val, 0);
  6926. msleep(DP_MAX_SLEEP_TIME);
  6927. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  6928. req.cookie_val = 1;
  6929. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6930. req.param1, req.param2, req.param3, 0,
  6931. req.cookie_val, 0);
  6932. msleep(DP_MAX_SLEEP_TIME);
  6933. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  6934. return TXRX_STATS_LEVEL;
  6935. }
  6936. /**
  6937. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  6938. * @pdev: DP_PDEV handle
  6939. * @map_id: ID of map that needs to be updated
  6940. * @tos: index value in map
  6941. * @tid: tid value passed by the user
  6942. *
  6943. * Return: void
  6944. */
  6945. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  6946. uint8_t map_id, uint8_t tos, uint8_t tid)
  6947. {
  6948. uint8_t dscp;
  6949. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  6950. struct dp_soc *soc = pdev->soc;
  6951. if (!soc)
  6952. return;
  6953. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  6954. pdev->dscp_tid_map[map_id][dscp] = tid;
  6955. if (map_id < soc->num_hw_dscp_tid_map)
  6956. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  6957. map_id, dscp);
  6958. return;
  6959. }
  6960. /**
  6961. * dp_hmmc_tid_override_en_wifi3(): Function to enable hmmc tid override.
  6962. * @pdev_handle: pdev handle
  6963. * @val: hmmc-dscp flag value
  6964. *
  6965. * Return: void
  6966. */
  6967. static void dp_hmmc_tid_override_en_wifi3(struct cdp_pdev *pdev_handle,
  6968. bool val)
  6969. {
  6970. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6971. pdev->hmmc_tid_override_en = val;
  6972. }
  6973. /**
  6974. * dp_set_hmmc_tid_val_wifi3(): Function to set hmmc tid value.
  6975. * @pdev_handle: pdev handle
  6976. * @tid: tid value
  6977. *
  6978. * Return: void
  6979. */
  6980. static void dp_set_hmmc_tid_val_wifi3(struct cdp_pdev *pdev_handle,
  6981. uint8_t tid)
  6982. {
  6983. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6984. pdev->hmmc_tid = tid;
  6985. }
  6986. /**
  6987. * dp_fw_stats_process(): Process TxRX FW stats request
  6988. * @vdev_handle: DP VDEV handle
  6989. * @req: stats request
  6990. *
  6991. * return: int
  6992. */
  6993. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  6994. struct cdp_txrx_stats_req *req)
  6995. {
  6996. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6997. struct dp_pdev *pdev = NULL;
  6998. uint32_t stats = req->stats;
  6999. uint8_t mac_id = req->mac_id;
  7000. if (!vdev) {
  7001. DP_TRACE(NONE, "VDEV not found");
  7002. return 1;
  7003. }
  7004. pdev = vdev->pdev;
  7005. /*
  7006. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  7007. * from param0 to param3 according to below rule:
  7008. *
  7009. * PARAM:
  7010. * - config_param0 : start_offset (stats type)
  7011. * - config_param1 : stats bmask from start offset
  7012. * - config_param2 : stats bmask from start offset + 32
  7013. * - config_param3 : stats bmask from start offset + 64
  7014. */
  7015. if (req->stats == CDP_TXRX_STATS_0) {
  7016. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  7017. req->param1 = 0xFFFFFFFF;
  7018. req->param2 = 0xFFFFFFFF;
  7019. req->param3 = 0xFFFFFFFF;
  7020. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  7021. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  7022. }
  7023. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  7024. req->param1, req->param2, req->param3,
  7025. 0, 0, mac_id);
  7026. }
  7027. /**
  7028. * dp_txrx_stats_request - function to map to firmware and host stats
  7029. * @vdev: virtual handle
  7030. * @req: stats request
  7031. *
  7032. * Return: QDF_STATUS
  7033. */
  7034. static
  7035. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  7036. struct cdp_txrx_stats_req *req)
  7037. {
  7038. int host_stats;
  7039. int fw_stats;
  7040. enum cdp_stats stats;
  7041. int num_stats;
  7042. if (!vdev || !req) {
  7043. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7044. "Invalid vdev/req instance");
  7045. return QDF_STATUS_E_INVAL;
  7046. }
  7047. stats = req->stats;
  7048. if (stats >= CDP_TXRX_MAX_STATS)
  7049. return QDF_STATUS_E_INVAL;
  7050. /*
  7051. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  7052. * has to be updated if new FW HTT stats added
  7053. */
  7054. if (stats > CDP_TXRX_STATS_HTT_MAX)
  7055. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  7056. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  7057. if (stats >= num_stats) {
  7058. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7059. "%s: Invalid stats option: %d", __func__, stats);
  7060. return QDF_STATUS_E_INVAL;
  7061. }
  7062. req->stats = stats;
  7063. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  7064. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  7065. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7066. "stats: %u fw_stats_type: %d host_stats: %d",
  7067. stats, fw_stats, host_stats);
  7068. if (fw_stats != TXRX_FW_STATS_INVALID) {
  7069. /* update request with FW stats type */
  7070. req->stats = fw_stats;
  7071. return dp_fw_stats_process(vdev, req);
  7072. }
  7073. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  7074. (host_stats <= TXRX_HOST_STATS_MAX))
  7075. return dp_print_host_stats(vdev, req);
  7076. else
  7077. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7078. "Wrong Input for TxRx Stats");
  7079. return QDF_STATUS_SUCCESS;
  7080. }
  7081. /*
  7082. * dp_print_napi_stats(): NAPI stats
  7083. * @soc - soc handle
  7084. */
  7085. static void dp_print_napi_stats(struct dp_soc *soc)
  7086. {
  7087. hif_print_napi_stats(soc->hif_handle);
  7088. }
  7089. /*
  7090. * dp_print_per_ring_stats(): Packet count per ring
  7091. * @soc - soc handle
  7092. */
  7093. static void dp_print_per_ring_stats(struct dp_soc *soc)
  7094. {
  7095. uint8_t ring;
  7096. uint16_t core;
  7097. uint64_t total_packets;
  7098. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  7099. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  7100. total_packets = 0;
  7101. DP_TRACE_STATS(INFO_HIGH,
  7102. "Packets on ring %u:", ring);
  7103. for (core = 0; core < NR_CPUS; core++) {
  7104. DP_TRACE_STATS(INFO_HIGH,
  7105. "Packets arriving on core %u: %llu",
  7106. core,
  7107. soc->stats.rx.ring_packets[core][ring]);
  7108. total_packets += soc->stats.rx.ring_packets[core][ring];
  7109. }
  7110. DP_TRACE_STATS(INFO_HIGH,
  7111. "Total packets on ring %u: %llu",
  7112. ring, total_packets);
  7113. }
  7114. }
  7115. /*
  7116. * dp_txrx_path_stats() - Function to display dump stats
  7117. * @soc - soc handle
  7118. *
  7119. * return: none
  7120. */
  7121. static void dp_txrx_path_stats(struct dp_soc *soc)
  7122. {
  7123. uint8_t error_code;
  7124. uint8_t loop_pdev;
  7125. struct dp_pdev *pdev;
  7126. uint8_t i;
  7127. if (!soc) {
  7128. DP_TRACE(ERROR, "%s: Invalid access",
  7129. __func__);
  7130. return;
  7131. }
  7132. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  7133. pdev = soc->pdev_list[loop_pdev];
  7134. dp_aggregate_pdev_stats(pdev);
  7135. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  7136. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  7137. pdev->stats.tx_i.rcvd.num,
  7138. pdev->stats.tx_i.rcvd.bytes);
  7139. DP_TRACE_STATS(INFO_HIGH,
  7140. "processed from host: %u msdus (%llu bytes)",
  7141. pdev->stats.tx_i.processed.num,
  7142. pdev->stats.tx_i.processed.bytes);
  7143. DP_TRACE_STATS(INFO_HIGH,
  7144. "successfully transmitted: %u msdus (%llu bytes)",
  7145. pdev->stats.tx.tx_success.num,
  7146. pdev->stats.tx.tx_success.bytes);
  7147. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  7148. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  7149. pdev->stats.tx_i.dropped.dropped_pkt.num);
  7150. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  7151. pdev->stats.tx_i.dropped.desc_na.num);
  7152. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  7153. pdev->stats.tx_i.dropped.ring_full);
  7154. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  7155. pdev->stats.tx_i.dropped.enqueue_fail);
  7156. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  7157. pdev->stats.tx_i.dropped.dma_error);
  7158. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  7159. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  7160. pdev->stats.tx.tx_failed);
  7161. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  7162. pdev->stats.tx.dropped.age_out);
  7163. DP_TRACE_STATS(INFO_HIGH, "firmware removed packets: %u",
  7164. pdev->stats.tx.dropped.fw_rem.num);
  7165. DP_TRACE_STATS(INFO_HIGH, "firmware removed bytes: %llu",
  7166. pdev->stats.tx.dropped.fw_rem.bytes);
  7167. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  7168. pdev->stats.tx.dropped.fw_rem_tx);
  7169. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  7170. pdev->stats.tx.dropped.fw_rem_notx);
  7171. DP_TRACE_STATS(INFO_HIGH, "peer_invalid: %u",
  7172. pdev->soc->stats.tx.tx_invalid_peer.num);
  7173. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  7174. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7175. pdev->stats.tx_comp_histogram.pkts_1);
  7176. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7177. pdev->stats.tx_comp_histogram.pkts_2_20);
  7178. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7179. pdev->stats.tx_comp_histogram.pkts_21_40);
  7180. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7181. pdev->stats.tx_comp_histogram.pkts_41_60);
  7182. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7183. pdev->stats.tx_comp_histogram.pkts_61_80);
  7184. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7185. pdev->stats.tx_comp_histogram.pkts_81_100);
  7186. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7187. pdev->stats.tx_comp_histogram.pkts_101_200);
  7188. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7189. pdev->stats.tx_comp_histogram.pkts_201_plus);
  7190. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  7191. DP_TRACE_STATS(INFO_HIGH,
  7192. "delivered %u msdus ( %llu bytes),",
  7193. pdev->stats.rx.to_stack.num,
  7194. pdev->stats.rx.to_stack.bytes);
  7195. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  7196. DP_TRACE_STATS(INFO_HIGH,
  7197. "received on reo[%d] %u msdus( %llu bytes),",
  7198. i, pdev->stats.rx.rcvd_reo[i].num,
  7199. pdev->stats.rx.rcvd_reo[i].bytes);
  7200. DP_TRACE_STATS(INFO_HIGH,
  7201. "intra-bss packets %u msdus ( %llu bytes),",
  7202. pdev->stats.rx.intra_bss.pkts.num,
  7203. pdev->stats.rx.intra_bss.pkts.bytes);
  7204. DP_TRACE_STATS(INFO_HIGH,
  7205. "intra-bss fails %u msdus ( %llu bytes),",
  7206. pdev->stats.rx.intra_bss.fail.num,
  7207. pdev->stats.rx.intra_bss.fail.bytes);
  7208. DP_TRACE_STATS(INFO_HIGH,
  7209. "raw packets %u msdus ( %llu bytes),",
  7210. pdev->stats.rx.raw.num,
  7211. pdev->stats.rx.raw.bytes);
  7212. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  7213. pdev->stats.rx.err.mic_err);
  7214. DP_TRACE_STATS(INFO_HIGH, "peer invalid %u",
  7215. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  7216. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  7217. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  7218. pdev->soc->stats.rx.err.invalid_rbm);
  7219. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  7220. pdev->soc->stats.rx.err.hal_ring_access_fail);
  7221. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  7222. error_code++) {
  7223. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  7224. continue;
  7225. DP_TRACE_STATS(INFO_HIGH,
  7226. "Reo error number (%u): %u msdus",
  7227. error_code,
  7228. pdev->soc->stats.rx.err
  7229. .reo_error[error_code]);
  7230. }
  7231. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  7232. error_code++) {
  7233. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  7234. continue;
  7235. DP_TRACE_STATS(INFO_HIGH,
  7236. "Rxdma error number (%u): %u msdus",
  7237. error_code,
  7238. pdev->soc->stats.rx.err
  7239. .rxdma_error[error_code]);
  7240. }
  7241. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  7242. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  7243. pdev->stats.rx_ind_histogram.pkts_1);
  7244. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  7245. pdev->stats.rx_ind_histogram.pkts_2_20);
  7246. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  7247. pdev->stats.rx_ind_histogram.pkts_21_40);
  7248. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  7249. pdev->stats.rx_ind_histogram.pkts_41_60);
  7250. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  7251. pdev->stats.rx_ind_histogram.pkts_61_80);
  7252. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  7253. pdev->stats.rx_ind_histogram.pkts_81_100);
  7254. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  7255. pdev->stats.rx_ind_histogram.pkts_101_200);
  7256. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  7257. pdev->stats.rx_ind_histogram.pkts_201_plus);
  7258. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  7259. __func__,
  7260. pdev->soc->wlan_cfg_ctx
  7261. ->tso_enabled,
  7262. pdev->soc->wlan_cfg_ctx
  7263. ->lro_enabled,
  7264. pdev->soc->wlan_cfg_ctx
  7265. ->rx_hash,
  7266. pdev->soc->wlan_cfg_ctx
  7267. ->napi_enabled);
  7268. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7269. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  7270. __func__,
  7271. pdev->soc->wlan_cfg_ctx
  7272. ->tx_flow_stop_queue_threshold,
  7273. pdev->soc->wlan_cfg_ctx
  7274. ->tx_flow_start_queue_offset);
  7275. #endif
  7276. }
  7277. }
  7278. /*
  7279. * dp_txrx_dump_stats() - Dump statistics
  7280. * @value - Statistics option
  7281. */
  7282. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  7283. enum qdf_stats_verbosity_level level)
  7284. {
  7285. struct dp_soc *soc =
  7286. (struct dp_soc *)psoc;
  7287. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7288. if (!soc) {
  7289. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7290. "%s: soc is NULL", __func__);
  7291. return QDF_STATUS_E_INVAL;
  7292. }
  7293. switch (value) {
  7294. case CDP_TXRX_PATH_STATS:
  7295. dp_txrx_path_stats(soc);
  7296. break;
  7297. case CDP_RX_RING_STATS:
  7298. dp_print_per_ring_stats(soc);
  7299. break;
  7300. case CDP_TXRX_TSO_STATS:
  7301. /* TODO: NOT IMPLEMENTED */
  7302. break;
  7303. case CDP_DUMP_TX_FLOW_POOL_INFO:
  7304. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  7305. break;
  7306. case CDP_DP_NAPI_STATS:
  7307. dp_print_napi_stats(soc);
  7308. break;
  7309. case CDP_TXRX_DESC_STATS:
  7310. /* TODO: NOT IMPLEMENTED */
  7311. break;
  7312. default:
  7313. status = QDF_STATUS_E_INVAL;
  7314. break;
  7315. }
  7316. return status;
  7317. }
  7318. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7319. /**
  7320. * dp_update_flow_control_parameters() - API to store datapath
  7321. * config parameters
  7322. * @soc: soc handle
  7323. * @cfg: ini parameter handle
  7324. *
  7325. * Return: void
  7326. */
  7327. static inline
  7328. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7329. struct cdp_config_params *params)
  7330. {
  7331. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  7332. params->tx_flow_stop_queue_threshold;
  7333. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  7334. params->tx_flow_start_queue_offset;
  7335. }
  7336. #else
  7337. static inline
  7338. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7339. struct cdp_config_params *params)
  7340. {
  7341. }
  7342. #endif
  7343. /**
  7344. * dp_update_config_parameters() - API to store datapath
  7345. * config parameters
  7346. * @soc: soc handle
  7347. * @cfg: ini parameter handle
  7348. *
  7349. * Return: status
  7350. */
  7351. static
  7352. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  7353. struct cdp_config_params *params)
  7354. {
  7355. struct dp_soc *soc = (struct dp_soc *)psoc;
  7356. if (!(soc)) {
  7357. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7358. "%s: Invalid handle", __func__);
  7359. return QDF_STATUS_E_INVAL;
  7360. }
  7361. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  7362. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  7363. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  7364. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  7365. params->tcp_udp_checksumoffload;
  7366. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  7367. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  7368. dp_update_flow_control_parameters(soc, params);
  7369. return QDF_STATUS_SUCCESS;
  7370. }
  7371. /**
  7372. * dp_txrx_set_wds_rx_policy() - API to store datapath
  7373. * config parameters
  7374. * @vdev_handle - datapath vdev handle
  7375. * @cfg: ini parameter handle
  7376. *
  7377. * Return: status
  7378. */
  7379. #ifdef WDS_VENDOR_EXTENSION
  7380. void
  7381. dp_txrx_set_wds_rx_policy(
  7382. struct cdp_vdev *vdev_handle,
  7383. u_int32_t val)
  7384. {
  7385. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7386. struct dp_peer *peer;
  7387. if (vdev->opmode == wlan_op_mode_ap) {
  7388. /* for ap, set it on bss_peer */
  7389. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  7390. if (peer->bss_peer) {
  7391. peer->wds_ecm.wds_rx_filter = 1;
  7392. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7393. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7394. break;
  7395. }
  7396. }
  7397. } else if (vdev->opmode == wlan_op_mode_sta) {
  7398. peer = TAILQ_FIRST(&vdev->peer_list);
  7399. peer->wds_ecm.wds_rx_filter = 1;
  7400. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7401. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7402. }
  7403. }
  7404. /**
  7405. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  7406. *
  7407. * @peer_handle - datapath peer handle
  7408. * @wds_tx_ucast: policy for unicast transmission
  7409. * @wds_tx_mcast: policy for multicast transmission
  7410. *
  7411. * Return: void
  7412. */
  7413. void
  7414. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  7415. int wds_tx_ucast, int wds_tx_mcast)
  7416. {
  7417. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7418. if (wds_tx_ucast || wds_tx_mcast) {
  7419. peer->wds_enabled = 1;
  7420. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  7421. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  7422. } else {
  7423. peer->wds_enabled = 0;
  7424. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  7425. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  7426. }
  7427. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7428. FL("Policy Update set to :\
  7429. peer->wds_enabled %d\
  7430. peer->wds_ecm.wds_tx_ucast_4addr %d\
  7431. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  7432. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  7433. peer->wds_ecm.wds_tx_mcast_4addr);
  7434. return;
  7435. }
  7436. #endif
  7437. static struct cdp_wds_ops dp_ops_wds = {
  7438. .vdev_set_wds = dp_vdev_set_wds,
  7439. #ifdef WDS_VENDOR_EXTENSION
  7440. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  7441. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  7442. #endif
  7443. };
  7444. /*
  7445. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  7446. * @vdev_handle - datapath vdev handle
  7447. * @callback - callback function
  7448. * @ctxt: callback context
  7449. *
  7450. */
  7451. static void
  7452. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  7453. ol_txrx_data_tx_cb callback, void *ctxt)
  7454. {
  7455. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7456. vdev->tx_non_std_data_callback.func = callback;
  7457. vdev->tx_non_std_data_callback.ctxt = ctxt;
  7458. }
  7459. /**
  7460. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  7461. * @pdev_hdl: datapath pdev handle
  7462. *
  7463. * Return: opaque pointer to dp txrx handle
  7464. */
  7465. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  7466. {
  7467. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7468. return pdev->dp_txrx_handle;
  7469. }
  7470. /**
  7471. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  7472. * @pdev_hdl: datapath pdev handle
  7473. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  7474. *
  7475. * Return: void
  7476. */
  7477. static void
  7478. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  7479. {
  7480. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7481. pdev->dp_txrx_handle = dp_txrx_hdl;
  7482. }
  7483. /**
  7484. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  7485. * @soc_handle: datapath soc handle
  7486. *
  7487. * Return: opaque pointer to external dp (non-core DP)
  7488. */
  7489. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  7490. {
  7491. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7492. return soc->external_txrx_handle;
  7493. }
  7494. /**
  7495. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  7496. * @soc_handle: datapath soc handle
  7497. * @txrx_handle: opaque pointer to external dp (non-core DP)
  7498. *
  7499. * Return: void
  7500. */
  7501. static void
  7502. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  7503. {
  7504. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7505. soc->external_txrx_handle = txrx_handle;
  7506. }
  7507. /**
  7508. * dp_get_cfg_capabilities() - get dp capabilities
  7509. * @soc_handle: datapath soc handle
  7510. * @dp_caps: enum for dp capabilities
  7511. *
  7512. * Return: bool to determine if dp caps is enabled
  7513. */
  7514. static bool
  7515. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  7516. enum cdp_capabilities dp_caps)
  7517. {
  7518. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7519. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  7520. }
  7521. #ifdef FEATURE_AST
  7522. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  7523. {
  7524. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  7525. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  7526. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7527. /*
  7528. * For BSS peer, new peer is not created on alloc_node if the
  7529. * peer with same address already exists , instead refcnt is
  7530. * increased for existing peer. Correspondingly in delete path,
  7531. * only refcnt is decreased; and peer is only deleted , when all
  7532. * references are deleted. So delete_in_progress should not be set
  7533. * for bss_peer, unless only 2 reference remains (peer map reference
  7534. * and peer hash table reference).
  7535. */
  7536. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  7537. return;
  7538. }
  7539. peer->delete_in_progress = true;
  7540. dp_peer_delete_ast_entries(soc, peer);
  7541. }
  7542. #endif
  7543. #ifdef ATH_SUPPORT_NAC_RSSI
  7544. /**
  7545. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  7546. * @vdev_hdl: DP vdev handle
  7547. * @rssi: rssi value
  7548. *
  7549. * Return: 0 for success. nonzero for failure.
  7550. */
  7551. QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  7552. char *mac_addr,
  7553. uint8_t *rssi)
  7554. {
  7555. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  7556. struct dp_pdev *pdev = vdev->pdev;
  7557. struct dp_neighbour_peer *peer = NULL;
  7558. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  7559. *rssi = 0;
  7560. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  7561. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  7562. neighbour_peer_list_elem) {
  7563. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  7564. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  7565. *rssi = peer->rssi;
  7566. status = QDF_STATUS_SUCCESS;
  7567. break;
  7568. }
  7569. }
  7570. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  7571. return status;
  7572. }
  7573. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  7574. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  7575. uint8_t chan_num)
  7576. {
  7577. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7578. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  7579. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7580. pdev->nac_rssi_filtering = 1;
  7581. /* Store address of NAC (neighbour peer) which will be checked
  7582. * against TA of received packets.
  7583. */
  7584. if (cmd == CDP_NAC_PARAM_ADD) {
  7585. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  7586. client_macaddr);
  7587. } else if (cmd == CDP_NAC_PARAM_DEL) {
  7588. dp_update_filter_neighbour_peers(vdev_handle,
  7589. DP_NAC_PARAM_DEL,
  7590. client_macaddr);
  7591. }
  7592. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  7593. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  7594. ((void *)vdev->pdev->ctrl_pdev,
  7595. vdev->vdev_id, cmd, bssid);
  7596. return QDF_STATUS_SUCCESS;
  7597. }
  7598. #endif
  7599. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  7600. uint32_t max_peers,
  7601. bool peer_map_unmap_v2)
  7602. {
  7603. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7604. soc->max_peers = max_peers;
  7605. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  7606. if (dp_peer_find_attach(soc))
  7607. return QDF_STATUS_E_FAILURE;
  7608. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  7609. return QDF_STATUS_SUCCESS;
  7610. }
  7611. /**
  7612. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  7613. * @dp_pdev: dp pdev handle
  7614. * @ctrl_pdev: UMAC ctrl pdev handle
  7615. *
  7616. * Return: void
  7617. */
  7618. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  7619. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  7620. {
  7621. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  7622. pdev->ctrl_pdev = ctrl_pdev;
  7623. }
  7624. /*
  7625. * dp_get_cfg() - get dp cfg
  7626. * @soc: cdp soc handle
  7627. * @cfg: cfg enum
  7628. *
  7629. * Return: cfg value
  7630. */
  7631. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  7632. {
  7633. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  7634. uint32_t value = 0;
  7635. switch (cfg) {
  7636. case cfg_dp_enable_data_stall:
  7637. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  7638. break;
  7639. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  7640. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  7641. break;
  7642. case cfg_dp_tso_enable:
  7643. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  7644. break;
  7645. case cfg_dp_lro_enable:
  7646. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  7647. break;
  7648. case cfg_dp_gro_enable:
  7649. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  7650. break;
  7651. case cfg_dp_tx_flow_start_queue_offset:
  7652. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  7653. break;
  7654. case cfg_dp_tx_flow_stop_queue_threshold:
  7655. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  7656. break;
  7657. case cfg_dp_disable_intra_bss_fwd:
  7658. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  7659. break;
  7660. default:
  7661. value = 0;
  7662. }
  7663. return value;
  7664. }
  7665. static struct cdp_cmn_ops dp_ops_cmn = {
  7666. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  7667. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  7668. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  7669. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  7670. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  7671. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  7672. .txrx_peer_create = dp_peer_create_wifi3,
  7673. .txrx_peer_setup = dp_peer_setup_wifi3,
  7674. #ifdef FEATURE_AST
  7675. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  7676. #else
  7677. .txrx_peer_teardown = NULL,
  7678. #endif
  7679. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  7680. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  7681. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  7682. .txrx_peer_ast_hash_find_soc = dp_peer_ast_hash_find_soc_wifi3,
  7683. .txrx_peer_ast_hash_find_by_pdevid =
  7684. dp_peer_ast_hash_find_by_pdevid_wifi3,
  7685. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  7686. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  7687. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  7688. .txrx_peer_ast_get_type = dp_peer_ast_get_type_wifi3,
  7689. .txrx_peer_ast_get_peer = dp_peer_ast_get_peer_wifi3,
  7690. .txrx_peer_ast_get_nexthop_peer_id =
  7691. dp_peer_ast_get_nexhop_peer_id_wifi3,
  7692. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  7693. .txrx_peer_ast_set_cp_ctx = dp_peer_ast_set_cp_ctx_wifi3,
  7694. .txrx_peer_ast_get_cp_ctx = dp_peer_ast_get_cp_ctx_wifi3,
  7695. .txrx_peer_ast_get_wmi_sent = dp_peer_ast_get_wmi_sent_wifi3,
  7696. .txrx_peer_ast_free_entry = dp_peer_ast_free_entry_wifi3,
  7697. #endif
  7698. .txrx_peer_delete = dp_peer_delete_wifi3,
  7699. .txrx_vdev_register = dp_vdev_register_wifi3,
  7700. .txrx_soc_detach = dp_soc_detach_wifi3,
  7701. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  7702. .txrx_soc_init = dp_soc_init_wifi3,
  7703. .txrx_tso_soc_attach = dp_tso_soc_attach,
  7704. .txrx_tso_soc_detach = dp_tso_soc_detach,
  7705. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  7706. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  7707. .txrx_get_mon_vdev_from_pdev = dp_get_mon_vdev_from_pdev_wifi3,
  7708. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  7709. .txrx_ath_getstats = dp_get_device_stats,
  7710. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  7711. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  7712. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  7713. .delba_process = dp_delba_process_wifi3,
  7714. .set_addba_response = dp_set_addba_response,
  7715. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  7716. .flush_cache_rx_queue = NULL,
  7717. /* TODO: get API's for dscp-tid need to be added*/
  7718. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  7719. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  7720. .hmmc_tid_override_en = dp_hmmc_tid_override_en_wifi3,
  7721. .set_hmmc_tid_val = dp_set_hmmc_tid_val_wifi3,
  7722. .txrx_get_total_per = dp_get_total_per,
  7723. .txrx_stats_request = dp_txrx_stats_request,
  7724. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  7725. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  7726. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  7727. .txrx_set_nac = dp_set_nac,
  7728. .txrx_get_tx_pending = dp_get_tx_pending,
  7729. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  7730. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  7731. .display_stats = dp_txrx_dump_stats,
  7732. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  7733. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  7734. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  7735. .txrx_intr_detach = dp_soc_interrupt_detach,
  7736. .set_pn_check = dp_set_pn_check_wifi3,
  7737. .update_config_parameters = dp_update_config_parameters,
  7738. /* TODO: Add other functions */
  7739. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  7740. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  7741. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  7742. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  7743. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  7744. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  7745. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  7746. .tx_send = dp_tx_send,
  7747. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  7748. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  7749. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  7750. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  7751. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  7752. .txrx_get_os_rx_handles_from_vdev =
  7753. dp_get_os_rx_handles_from_vdev_wifi3,
  7754. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  7755. .get_dp_capabilities = dp_get_cfg_capabilities,
  7756. .txrx_get_cfg = dp_get_cfg,
  7757. };
  7758. static struct cdp_ctrl_ops dp_ops_ctrl = {
  7759. .txrx_peer_authorize = dp_peer_authorize,
  7760. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  7761. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  7762. #ifdef MESH_MODE_SUPPORT
  7763. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  7764. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  7765. #endif
  7766. .txrx_set_vdev_param = dp_set_vdev_param,
  7767. .txrx_peer_set_nawds = dp_peer_set_nawds,
  7768. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  7769. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  7770. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  7771. .txrx_update_filter_neighbour_peers =
  7772. dp_update_filter_neighbour_peers,
  7773. .txrx_get_sec_type = dp_get_sec_type,
  7774. /* TODO: Add other functions */
  7775. .txrx_wdi_event_sub = dp_wdi_event_sub,
  7776. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  7777. #ifdef WDI_EVENT_ENABLE
  7778. .txrx_get_pldev = dp_get_pldev,
  7779. #endif
  7780. .txrx_set_pdev_param = dp_set_pdev_param,
  7781. #ifdef ATH_SUPPORT_NAC_RSSI
  7782. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  7783. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  7784. #endif
  7785. .set_key = dp_set_michael_key,
  7786. .txrx_get_vdev_param = dp_get_vdev_param,
  7787. };
  7788. static struct cdp_me_ops dp_ops_me = {
  7789. #ifdef ATH_SUPPORT_IQUE
  7790. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  7791. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  7792. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  7793. #endif
  7794. .tx_me_find_ast_entry = NULL,
  7795. };
  7796. static struct cdp_mon_ops dp_ops_mon = {
  7797. .txrx_monitor_set_filter_ucast_data = NULL,
  7798. .txrx_monitor_set_filter_mcast_data = NULL,
  7799. .txrx_monitor_set_filter_non_data = NULL,
  7800. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  7801. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  7802. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  7803. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  7804. /* Added support for HK advance filter */
  7805. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  7806. };
  7807. static struct cdp_host_stats_ops dp_ops_host_stats = {
  7808. .txrx_per_peer_stats = dp_get_host_peer_stats,
  7809. .get_fw_peer_stats = dp_get_fw_peer_stats,
  7810. .get_htt_stats = dp_get_htt_stats,
  7811. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  7812. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  7813. .txrx_stats_publish = dp_txrx_stats_publish,
  7814. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  7815. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  7816. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  7817. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  7818. /* TODO */
  7819. };
  7820. static struct cdp_raw_ops dp_ops_raw = {
  7821. /* TODO */
  7822. };
  7823. #ifdef CONFIG_WIN
  7824. static struct cdp_pflow_ops dp_ops_pflow = {
  7825. /* TODO */
  7826. };
  7827. #endif /* CONFIG_WIN */
  7828. #ifdef FEATURE_RUNTIME_PM
  7829. /**
  7830. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  7831. * @opaque_pdev: DP pdev context
  7832. *
  7833. * DP is ready to runtime suspend if there are no pending TX packets.
  7834. *
  7835. * Return: QDF_STATUS
  7836. */
  7837. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  7838. {
  7839. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7840. struct dp_soc *soc = pdev->soc;
  7841. /* Abort if there are any pending TX packets */
  7842. if (dp_get_tx_pending(opaque_pdev) > 0) {
  7843. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7844. FL("Abort suspend due to pending TX packets"));
  7845. return QDF_STATUS_E_AGAIN;
  7846. }
  7847. if (soc->intr_mode == DP_INTR_POLL)
  7848. qdf_timer_stop(&soc->int_timer);
  7849. return QDF_STATUS_SUCCESS;
  7850. }
  7851. /**
  7852. * dp_runtime_resume() - ensure DP is ready to runtime resume
  7853. * @opaque_pdev: DP pdev context
  7854. *
  7855. * Resume DP for runtime PM.
  7856. *
  7857. * Return: QDF_STATUS
  7858. */
  7859. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  7860. {
  7861. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7862. struct dp_soc *soc = pdev->soc;
  7863. void *hal_srng;
  7864. int i;
  7865. if (soc->intr_mode == DP_INTR_POLL)
  7866. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7867. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  7868. hal_srng = soc->tcl_data_ring[i].hal_srng;
  7869. if (hal_srng) {
  7870. /* We actually only need to acquire the lock */
  7871. hal_srng_access_start(soc->hal_soc, hal_srng);
  7872. /* Update SRC ring head pointer for HW to send
  7873. all pending packets */
  7874. hal_srng_access_end(soc->hal_soc, hal_srng);
  7875. }
  7876. }
  7877. return QDF_STATUS_SUCCESS;
  7878. }
  7879. #endif /* FEATURE_RUNTIME_PM */
  7880. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  7881. {
  7882. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7883. struct dp_soc *soc = pdev->soc;
  7884. if (soc->intr_mode == DP_INTR_POLL)
  7885. qdf_timer_stop(&soc->int_timer);
  7886. return QDF_STATUS_SUCCESS;
  7887. }
  7888. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  7889. {
  7890. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7891. struct dp_soc *soc = pdev->soc;
  7892. if (soc->intr_mode == DP_INTR_POLL)
  7893. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7894. return QDF_STATUS_SUCCESS;
  7895. }
  7896. #ifndef CONFIG_WIN
  7897. static struct cdp_misc_ops dp_ops_misc = {
  7898. .tx_non_std = dp_tx_non_std,
  7899. .get_opmode = dp_get_opmode,
  7900. #ifdef FEATURE_RUNTIME_PM
  7901. .runtime_suspend = dp_runtime_suspend,
  7902. .runtime_resume = dp_runtime_resume,
  7903. #endif /* FEATURE_RUNTIME_PM */
  7904. .pkt_log_init = dp_pkt_log_init,
  7905. .pkt_log_con_service = dp_pkt_log_con_service,
  7906. };
  7907. static struct cdp_flowctl_ops dp_ops_flowctl = {
  7908. /* WIFI 3.0 DP implement as required. */
  7909. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7910. .flow_pool_map_handler = dp_tx_flow_pool_map,
  7911. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  7912. .register_pause_cb = dp_txrx_register_pause_cb,
  7913. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  7914. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  7915. };
  7916. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  7917. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7918. };
  7919. #ifdef IPA_OFFLOAD
  7920. static struct cdp_ipa_ops dp_ops_ipa = {
  7921. .ipa_get_resource = dp_ipa_get_resource,
  7922. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  7923. .ipa_op_response = dp_ipa_op_response,
  7924. .ipa_register_op_cb = dp_ipa_register_op_cb,
  7925. .ipa_get_stat = dp_ipa_get_stat,
  7926. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  7927. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  7928. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  7929. .ipa_setup = dp_ipa_setup,
  7930. .ipa_cleanup = dp_ipa_cleanup,
  7931. .ipa_setup_iface = dp_ipa_setup_iface,
  7932. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  7933. .ipa_enable_pipes = dp_ipa_enable_pipes,
  7934. .ipa_disable_pipes = dp_ipa_disable_pipes,
  7935. .ipa_set_perf_level = dp_ipa_set_perf_level
  7936. };
  7937. #endif
  7938. static struct cdp_bus_ops dp_ops_bus = {
  7939. .bus_suspend = dp_bus_suspend,
  7940. .bus_resume = dp_bus_resume
  7941. };
  7942. static struct cdp_ocb_ops dp_ops_ocb = {
  7943. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7944. };
  7945. static struct cdp_throttle_ops dp_ops_throttle = {
  7946. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7947. };
  7948. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  7949. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7950. };
  7951. static struct cdp_cfg_ops dp_ops_cfg = {
  7952. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7953. };
  7954. /*
  7955. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  7956. * @dev: physical device instance
  7957. * @peer_mac_addr: peer mac address
  7958. * @local_id: local id for the peer
  7959. * @debug_id: to track enum peer access
  7960. *
  7961. * Return: peer instance pointer
  7962. */
  7963. static inline void *
  7964. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  7965. uint8_t *local_id,
  7966. enum peer_debug_id_type debug_id)
  7967. {
  7968. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  7969. struct dp_peer *peer;
  7970. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  7971. if (!peer)
  7972. return NULL;
  7973. *local_id = peer->local_id;
  7974. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  7975. return peer;
  7976. }
  7977. /*
  7978. * dp_peer_release_ref - release peer ref count
  7979. * @peer: peer handle
  7980. * @debug_id: to track enum peer access
  7981. *
  7982. * Return: None
  7983. */
  7984. static inline
  7985. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  7986. {
  7987. dp_peer_unref_delete(peer);
  7988. }
  7989. static struct cdp_peer_ops dp_ops_peer = {
  7990. .register_peer = dp_register_peer,
  7991. .clear_peer = dp_clear_peer,
  7992. .find_peer_by_addr = dp_find_peer_by_addr,
  7993. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  7994. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  7995. .peer_release_ref = dp_peer_release_ref,
  7996. .local_peer_id = dp_local_peer_id,
  7997. .peer_find_by_local_id = dp_peer_find_by_local_id,
  7998. .peer_state_update = dp_peer_state_update,
  7999. .get_vdevid = dp_get_vdevid,
  8000. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  8001. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  8002. .get_vdev_for_peer = dp_get_vdev_for_peer,
  8003. .get_peer_state = dp_get_peer_state,
  8004. };
  8005. #endif
  8006. static struct cdp_ops dp_txrx_ops = {
  8007. .cmn_drv_ops = &dp_ops_cmn,
  8008. .ctrl_ops = &dp_ops_ctrl,
  8009. .me_ops = &dp_ops_me,
  8010. .mon_ops = &dp_ops_mon,
  8011. .host_stats_ops = &dp_ops_host_stats,
  8012. .wds_ops = &dp_ops_wds,
  8013. .raw_ops = &dp_ops_raw,
  8014. #ifdef CONFIG_WIN
  8015. .pflow_ops = &dp_ops_pflow,
  8016. #endif /* CONFIG_WIN */
  8017. #ifndef CONFIG_WIN
  8018. .misc_ops = &dp_ops_misc,
  8019. .cfg_ops = &dp_ops_cfg,
  8020. .flowctl_ops = &dp_ops_flowctl,
  8021. .l_flowctl_ops = &dp_ops_l_flowctl,
  8022. #ifdef IPA_OFFLOAD
  8023. .ipa_ops = &dp_ops_ipa,
  8024. #endif
  8025. .bus_ops = &dp_ops_bus,
  8026. .ocb_ops = &dp_ops_ocb,
  8027. .peer_ops = &dp_ops_peer,
  8028. .throttle_ops = &dp_ops_throttle,
  8029. .mob_stats_ops = &dp_ops_mob_stats,
  8030. #endif
  8031. };
  8032. /*
  8033. * dp_soc_set_txrx_ring_map()
  8034. * @dp_soc: DP handler for soc
  8035. *
  8036. * Return: Void
  8037. */
  8038. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  8039. {
  8040. uint32_t i;
  8041. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  8042. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  8043. }
  8044. }
  8045. #ifdef QCA_WIFI_QCA8074
  8046. #ifndef QCA_MEM_ATTACH_ON_WIFI3
  8047. /**
  8048. * dp_soc_attach_wifi3() - Attach txrx SOC
  8049. * @ctrl_psoc: Opaque SOC handle from control plane
  8050. * @htc_handle: Opaque HTC handle
  8051. * @hif_handle: Opaque HIF handle
  8052. * @qdf_osdev: QDF device
  8053. * @ol_ops: Offload Operations
  8054. * @device_id: Device ID
  8055. *
  8056. * Return: DP SOC handle on success, NULL on failure
  8057. */
  8058. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8059. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8060. struct ol_if_ops *ol_ops, uint16_t device_id)
  8061. {
  8062. struct dp_soc *dp_soc = NULL;
  8063. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8064. ol_ops, device_id);
  8065. if (!dp_soc)
  8066. return NULL;
  8067. if (!dp_soc_init(dp_soc, htc_handle, hif_handle))
  8068. return NULL;
  8069. return (void *)dp_soc;
  8070. }
  8071. #else
  8072. /**
  8073. * dp_soc_attach_wifi3() - Attach txrx SOC
  8074. * @ctrl_psoc: Opaque SOC handle from control plane
  8075. * @htc_handle: Opaque HTC handle
  8076. * @hif_handle: Opaque HIF handle
  8077. * @qdf_osdev: QDF device
  8078. * @ol_ops: Offload Operations
  8079. * @device_id: Device ID
  8080. *
  8081. * Return: DP SOC handle on success, NULL on failure
  8082. */
  8083. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  8084. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8085. struct ol_if_ops *ol_ops, uint16_t device_id)
  8086. {
  8087. struct dp_soc *dp_soc = NULL;
  8088. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8089. ol_ops, device_id);
  8090. return (void *)dp_soc;
  8091. }
  8092. #endif
  8093. /**
  8094. * dp_soc_attach() - Attach txrx SOC
  8095. * @ctrl_psoc: Opaque SOC handle from control plane
  8096. * @htc_handle: Opaque HTC handle
  8097. * @qdf_osdev: QDF device
  8098. * @ol_ops: Offload Operations
  8099. * @device_id: Device ID
  8100. *
  8101. * Return: DP SOC handle on success, NULL on failure
  8102. */
  8103. static struct dp_soc *
  8104. dp_soc_attach(void *ctrl_psoc, HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8105. struct ol_if_ops *ol_ops, uint16_t device_id)
  8106. {
  8107. int int_ctx;
  8108. struct dp_soc *soc = NULL;
  8109. struct htt_soc *htt_soc = NULL;
  8110. soc = qdf_mem_malloc(sizeof(*soc));
  8111. if (!soc) {
  8112. dp_err("DP SOC memory allocation failed");
  8113. goto fail0;
  8114. }
  8115. int_ctx = 0;
  8116. soc->device_id = device_id;
  8117. soc->cdp_soc.ops = &dp_txrx_ops;
  8118. soc->cdp_soc.ol_ops = ol_ops;
  8119. soc->ctrl_psoc = ctrl_psoc;
  8120. soc->osdev = qdf_osdev;
  8121. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  8122. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  8123. if (!soc->wlan_cfg_ctx) {
  8124. dp_err("wlan_cfg_ctx failed\n");
  8125. goto fail1;
  8126. }
  8127. htt_soc = qdf_mem_malloc(sizeof(*htt_soc));
  8128. if (!htt_soc) {
  8129. dp_err("HTT attach failed");
  8130. goto fail1;
  8131. }
  8132. soc->htt_handle = htt_soc;
  8133. htt_soc->dp_soc = soc;
  8134. htt_soc->htc_soc = htc_handle;
  8135. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  8136. goto fail2;
  8137. return (void *)soc;
  8138. fail2:
  8139. qdf_mem_free(htt_soc);
  8140. fail1:
  8141. qdf_mem_free(soc);
  8142. fail0:
  8143. return NULL;
  8144. }
  8145. /**
  8146. * dp_soc_init() - Initialize txrx SOC
  8147. * @dp_soc: Opaque DP SOC handle
  8148. * @htc_handle: Opaque HTC handle
  8149. * @hif_handle: Opaque HIF handle
  8150. *
  8151. * Return: DP SOC handle on success, NULL on failure
  8152. */
  8153. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle, void *hif_handle)
  8154. {
  8155. int target_type;
  8156. struct dp_soc *soc = (struct dp_soc *)dpsoc;
  8157. struct htt_soc *htt_soc = (struct htt_soc *)soc->htt_handle;
  8158. htt_soc->htc_soc = htc_handle;
  8159. soc->hif_handle = hif_handle;
  8160. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  8161. if (!soc->hal_soc)
  8162. return NULL;
  8163. htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc, htt_soc->htc_soc,
  8164. soc->hal_soc, soc->osdev);
  8165. target_type = hal_get_target_type(soc->hal_soc);
  8166. switch (target_type) {
  8167. case TARGET_TYPE_QCA6290:
  8168. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8169. REO_DST_RING_SIZE_QCA6290);
  8170. soc->ast_override_support = 1;
  8171. break;
  8172. #ifdef QCA_WIFI_QCA6390
  8173. case TARGET_TYPE_QCA6390:
  8174. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8175. REO_DST_RING_SIZE_QCA6290);
  8176. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8177. soc->ast_override_support = 1;
  8178. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  8179. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  8180. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  8181. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  8182. }
  8183. }
  8184. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  8185. break;
  8186. #endif
  8187. case TARGET_TYPE_QCA8074:
  8188. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8189. REO_DST_RING_SIZE_QCA8074);
  8190. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8191. soc->hw_nac_monitor_support = 1;
  8192. break;
  8193. case TARGET_TYPE_QCA8074V2:
  8194. case TARGET_TYPE_QCA6018:
  8195. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8196. REO_DST_RING_SIZE_QCA8074);
  8197. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  8198. soc->hw_nac_monitor_support = 1;
  8199. soc->ast_override_support = 1;
  8200. soc->per_tid_basize_max_tid = 8;
  8201. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  8202. break;
  8203. default:
  8204. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  8205. qdf_assert_always(0);
  8206. break;
  8207. }
  8208. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  8209. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  8210. soc->cce_disable = false;
  8211. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  8212. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8213. CDP_CFG_MAX_PEER_ID);
  8214. if (ret != -EINVAL) {
  8215. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  8216. }
  8217. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8218. CDP_CFG_CCE_DISABLE);
  8219. if (ret == 1)
  8220. soc->cce_disable = true;
  8221. }
  8222. qdf_spinlock_create(&soc->peer_ref_mutex);
  8223. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  8224. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  8225. /* fill the tx/rx cpu ring map*/
  8226. dp_soc_set_txrx_ring_map(soc);
  8227. qdf_spinlock_create(&soc->htt_stats.lock);
  8228. /* initialize work queue for stats processing */
  8229. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  8230. return soc;
  8231. }
  8232. /**
  8233. * dp_soc_init_wifi3() - Initialize txrx SOC
  8234. * @dp_soc: Opaque DP SOC handle
  8235. * @ctrl_psoc: Opaque SOC handle from control plane(Unused)
  8236. * @hif_handle: Opaque HIF handle
  8237. * @htc_handle: Opaque HTC handle
  8238. * @qdf_osdev: QDF device (Unused)
  8239. * @ol_ops: Offload Operations (Unused)
  8240. * @device_id: Device ID (Unused)
  8241. *
  8242. * Return: DP SOC handle on success, NULL on failure
  8243. */
  8244. void *dp_soc_init_wifi3(void *dpsoc, void *ctrl_psoc, void *hif_handle,
  8245. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8246. struct ol_if_ops *ol_ops, uint16_t device_id)
  8247. {
  8248. return dp_soc_init(dpsoc, htc_handle, hif_handle);
  8249. }
  8250. #endif
  8251. /*
  8252. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  8253. *
  8254. * @soc: handle to DP soc
  8255. * @mac_id: MAC id
  8256. *
  8257. * Return: Return pdev corresponding to MAC
  8258. */
  8259. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  8260. {
  8261. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  8262. return soc->pdev_list[mac_id];
  8263. /* Typically for MCL as there only 1 PDEV*/
  8264. return soc->pdev_list[0];
  8265. }
  8266. /*
  8267. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  8268. * @soc: DP SoC context
  8269. * @max_mac_rings: No of MAC rings
  8270. *
  8271. * Return: None
  8272. */
  8273. static
  8274. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  8275. int *max_mac_rings)
  8276. {
  8277. bool dbs_enable = false;
  8278. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  8279. dbs_enable = soc->cdp_soc.ol_ops->
  8280. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  8281. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  8282. }
  8283. /*
  8284. * dp_set_pktlog_wifi3() - attach txrx vdev
  8285. * @pdev: Datapath PDEV handle
  8286. * @event: which event's notifications are being subscribed to
  8287. * @enable: WDI event subscribe or not. (True or False)
  8288. *
  8289. * Return: Success, NULL on failure
  8290. */
  8291. #ifdef WDI_EVENT_ENABLE
  8292. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  8293. bool enable)
  8294. {
  8295. struct dp_soc *soc = NULL;
  8296. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  8297. int max_mac_rings = wlan_cfg_get_num_mac_rings
  8298. (pdev->wlan_cfg_ctx);
  8299. uint8_t mac_id = 0;
  8300. soc = pdev->soc;
  8301. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  8302. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  8303. FL("Max_mac_rings %d "),
  8304. max_mac_rings);
  8305. if (enable) {
  8306. switch (event) {
  8307. case WDI_EVENT_RX_DESC:
  8308. if (pdev->monitor_vdev) {
  8309. /* Nothing needs to be done if monitor mode is
  8310. * enabled
  8311. */
  8312. return 0;
  8313. }
  8314. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  8315. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  8316. htt_tlv_filter.mpdu_start = 1;
  8317. htt_tlv_filter.msdu_start = 1;
  8318. htt_tlv_filter.msdu_end = 1;
  8319. htt_tlv_filter.mpdu_end = 1;
  8320. htt_tlv_filter.packet_header = 1;
  8321. htt_tlv_filter.attention = 1;
  8322. htt_tlv_filter.ppdu_start = 1;
  8323. htt_tlv_filter.ppdu_end = 1;
  8324. htt_tlv_filter.ppdu_end_user_stats = 1;
  8325. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8326. htt_tlv_filter.ppdu_end_status_done = 1;
  8327. htt_tlv_filter.enable_fp = 1;
  8328. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8329. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8330. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8331. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8332. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8333. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8334. for (mac_id = 0; mac_id < max_mac_rings;
  8335. mac_id++) {
  8336. int mac_for_pdev =
  8337. dp_get_mac_id_for_pdev(mac_id,
  8338. pdev->pdev_id);
  8339. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8340. mac_for_pdev,
  8341. pdev->rxdma_mon_status_ring[mac_id]
  8342. .hal_srng,
  8343. RXDMA_MONITOR_STATUS,
  8344. RX_BUFFER_SIZE,
  8345. &htt_tlv_filter);
  8346. }
  8347. if (soc->reap_timer_init)
  8348. qdf_timer_mod(&soc->mon_reap_timer,
  8349. DP_INTR_POLL_TIMER_MS);
  8350. }
  8351. break;
  8352. case WDI_EVENT_LITE_RX:
  8353. if (pdev->monitor_vdev) {
  8354. /* Nothing needs to be done if monitor mode is
  8355. * enabled
  8356. */
  8357. return 0;
  8358. }
  8359. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  8360. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  8361. htt_tlv_filter.ppdu_start = 1;
  8362. htt_tlv_filter.ppdu_end = 1;
  8363. htt_tlv_filter.ppdu_end_user_stats = 1;
  8364. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8365. htt_tlv_filter.ppdu_end_status_done = 1;
  8366. htt_tlv_filter.mpdu_start = 1;
  8367. htt_tlv_filter.enable_fp = 1;
  8368. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8369. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8370. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8371. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8372. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8373. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8374. for (mac_id = 0; mac_id < max_mac_rings;
  8375. mac_id++) {
  8376. int mac_for_pdev =
  8377. dp_get_mac_id_for_pdev(mac_id,
  8378. pdev->pdev_id);
  8379. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8380. mac_for_pdev,
  8381. pdev->rxdma_mon_status_ring[mac_id]
  8382. .hal_srng,
  8383. RXDMA_MONITOR_STATUS,
  8384. RX_BUFFER_SIZE_PKTLOG_LITE,
  8385. &htt_tlv_filter);
  8386. }
  8387. if (soc->reap_timer_init)
  8388. qdf_timer_mod(&soc->mon_reap_timer,
  8389. DP_INTR_POLL_TIMER_MS);
  8390. }
  8391. break;
  8392. case WDI_EVENT_LITE_T2H:
  8393. if (pdev->monitor_vdev) {
  8394. /* Nothing needs to be done if monitor mode is
  8395. * enabled
  8396. */
  8397. return 0;
  8398. }
  8399. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8400. int mac_for_pdev = dp_get_mac_id_for_pdev(
  8401. mac_id, pdev->pdev_id);
  8402. pdev->pktlog_ppdu_stats = true;
  8403. dp_h2t_cfg_stats_msg_send(pdev,
  8404. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  8405. mac_for_pdev);
  8406. }
  8407. break;
  8408. default:
  8409. /* Nothing needs to be done for other pktlog types */
  8410. break;
  8411. }
  8412. } else {
  8413. switch (event) {
  8414. case WDI_EVENT_RX_DESC:
  8415. case WDI_EVENT_LITE_RX:
  8416. if (pdev->monitor_vdev) {
  8417. /* Nothing needs to be done if monitor mode is
  8418. * enabled
  8419. */
  8420. return 0;
  8421. }
  8422. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  8423. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  8424. for (mac_id = 0; mac_id < max_mac_rings;
  8425. mac_id++) {
  8426. int mac_for_pdev =
  8427. dp_get_mac_id_for_pdev(mac_id,
  8428. pdev->pdev_id);
  8429. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8430. mac_for_pdev,
  8431. pdev->rxdma_mon_status_ring[mac_id]
  8432. .hal_srng,
  8433. RXDMA_MONITOR_STATUS,
  8434. RX_BUFFER_SIZE,
  8435. &htt_tlv_filter);
  8436. }
  8437. if (soc->reap_timer_init)
  8438. qdf_timer_stop(&soc->mon_reap_timer);
  8439. }
  8440. break;
  8441. case WDI_EVENT_LITE_T2H:
  8442. if (pdev->monitor_vdev) {
  8443. /* Nothing needs to be done if monitor mode is
  8444. * enabled
  8445. */
  8446. return 0;
  8447. }
  8448. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  8449. * passing value 0. Once these macros will define in htt
  8450. * header file will use proper macros
  8451. */
  8452. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8453. int mac_for_pdev =
  8454. dp_get_mac_id_for_pdev(mac_id,
  8455. pdev->pdev_id);
  8456. pdev->pktlog_ppdu_stats = false;
  8457. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  8458. dp_h2t_cfg_stats_msg_send(pdev, 0,
  8459. mac_for_pdev);
  8460. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  8461. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  8462. mac_for_pdev);
  8463. } else if (pdev->enhanced_stats_en) {
  8464. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  8465. mac_for_pdev);
  8466. }
  8467. }
  8468. break;
  8469. default:
  8470. /* Nothing needs to be done for other pktlog types */
  8471. break;
  8472. }
  8473. }
  8474. return 0;
  8475. }
  8476. #endif