cnss2.h 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Copyright (c) 2016-2021, The Linux Foundation. All rights reserved.
  4. * Copyright (c) 2022-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  5. */
  6. #ifndef _NET_CNSS2_H
  7. #define _NET_CNSS2_H
  8. #include <linux/pci.h>
  9. #define CNSS_MAX_FILE_NAME 20
  10. #define CNSS_MAX_TIMESTAMP_LEN 32
  11. #define CNSS_WLFW_MAX_BUILD_ID_LEN 128
  12. #define CNSS_MAX_DEV_MEM_NUM 4
  13. #define CNSS_CHIP_VER_ANY 0
  14. #define CNSS_SSR_DRIVER_DUMP_MAX_REGIONS 32
  15. enum cnss_bus_width_type {
  16. CNSS_BUS_WIDTH_NONE,
  17. CNSS_BUS_WIDTH_IDLE,
  18. CNSS_BUS_WIDTH_LOW,
  19. CNSS_BUS_WIDTH_MEDIUM,
  20. CNSS_BUS_WIDTH_HIGH,
  21. CNSS_BUS_WIDTH_VERY_HIGH,
  22. CNSS_BUS_WIDTH_LOW_LATENCY
  23. };
  24. enum cnss_platform_cap_flag {
  25. CNSS_HAS_EXTERNAL_SWREG = 0x01,
  26. CNSS_HAS_UART_ACCESS = 0x02,
  27. CNSS_HAS_DRV_SUPPORT = 0x04,
  28. };
  29. struct cnss_platform_cap {
  30. u32 cap_flag;
  31. };
  32. struct cnss_fw_files {
  33. char image_file[CNSS_MAX_FILE_NAME];
  34. char board_data[CNSS_MAX_FILE_NAME];
  35. char otp_data[CNSS_MAX_FILE_NAME];
  36. char utf_file[CNSS_MAX_FILE_NAME];
  37. char utf_board_data[CNSS_MAX_FILE_NAME];
  38. char epping_file[CNSS_MAX_FILE_NAME];
  39. char evicted_data[CNSS_MAX_FILE_NAME];
  40. };
  41. struct cnss_device_version {
  42. u32 family_number;
  43. u32 device_number;
  44. u32 major_version;
  45. u32 minor_version;
  46. };
  47. struct cnss_dev_mem_info {
  48. u64 start;
  49. u64 size;
  50. };
  51. struct cnss_soc_info {
  52. void __iomem *va;
  53. phys_addr_t pa;
  54. uint32_t chip_id;
  55. uint32_t chip_family;
  56. uint32_t board_id;
  57. uint32_t soc_id;
  58. uint32_t fw_version;
  59. char fw_build_timestamp[CNSS_MAX_TIMESTAMP_LEN + 1];
  60. struct cnss_device_version device_version;
  61. struct cnss_dev_mem_info dev_mem_info[CNSS_MAX_DEV_MEM_NUM];
  62. char fw_build_id[CNSS_WLFW_MAX_BUILD_ID_LEN + 1];
  63. };
  64. struct cnss_wlan_runtime_ops {
  65. int (*runtime_suspend)(struct pci_dev *pdev);
  66. int (*runtime_resume)(struct pci_dev *pdev);
  67. };
  68. enum cnss_driver_status {
  69. CNSS_UNINITIALIZED,
  70. CNSS_INITIALIZED,
  71. CNSS_LOAD_UNLOAD,
  72. CNSS_RECOVERY,
  73. CNSS_FW_DOWN,
  74. CNSS_HANG_EVENT,
  75. CNSS_BUS_EVENT,
  76. CNSS_SYS_REBOOT,
  77. };
  78. enum cnss_host_dump_type {
  79. CNSS_HOST_WLAN_LOGS,
  80. CNSS_HOST_HTC_CREDIT,
  81. CNSS_HOST_WMI_TX_CMP,
  82. CNSS_HOST_WMI_COMMAND_LOG,
  83. CNSS_HOST_WMI_EVENT_LOG,
  84. CNSS_HOST_WMI_RX_EVENT,
  85. CNSS_HOST_HAL_SOC,
  86. CNSS_HOST_GWLAN_LOGGING,
  87. CNSS_HOST_WMI_DEBUG_LOG_INFO,
  88. CNSS_HOST_HTC_CREDIT_IDX,
  89. CNSS_HOST_HTC_CREDIT_LEN,
  90. CNSS_HOST_WMI_TX_CMP_IDX,
  91. CNSS_HOST_WMI_COMMAND_LOG_IDX,
  92. CNSS_HOST_WMI_EVENT_LOG_IDX,
  93. CNSS_HOST_WMI_RX_EVENT_IDX,
  94. CNSS_HOST_HIF_CE_DESC_HISTORY_BUFF,
  95. CNSS_HOST_HANG_EVENT_DATA,
  96. CNSS_HOST_CE_DESC_HIST,
  97. CNSS_HOST_CE_COUNT_MAX,
  98. CNSS_HOST_CE_HISTORY_MAX,
  99. CNSS_HOST_ONLY_FOR_CRIT_CE,
  100. CNSS_HOST_HIF_EVENT_HISTORY,
  101. CNSS_HOST_HIF_EVENT_HIST_MAX,
  102. CNSS_HOST_DUMP_TYPE_MAX,
  103. };
  104. enum cnss_bus_event_type {
  105. BUS_EVENT_PCI_LINK_DOWN = 0,
  106. BUS_EVENT_INVALID = 0xFFFF,
  107. };
  108. enum cnss_wfc_mode {
  109. CNSS_WFC_MODE_OFF,
  110. CNSS_WFC_MODE_ON,
  111. };
  112. struct cnss_wfc_cfg {
  113. enum cnss_wfc_mode mode;
  114. };
  115. struct cnss_hang_event {
  116. void *hang_event_data;
  117. u16 hang_event_data_len;
  118. };
  119. struct cnss_bus_event {
  120. enum cnss_bus_event_type etype;
  121. void *event_data;
  122. };
  123. struct cnss_uevent_data {
  124. enum cnss_driver_status status;
  125. void *data;
  126. };
  127. struct cnss_ssr_driver_dump_entry {
  128. char region_name[CNSS_SSR_DRIVER_DUMP_MAX_REGIONS];
  129. void *buffer_pointer;
  130. size_t buffer_size;
  131. };
  132. struct cnss_wlan_driver {
  133. char *name;
  134. int (*probe)(struct pci_dev *pdev, const struct pci_device_id *id);
  135. void (*remove)(struct pci_dev *pdev);
  136. int (*idle_restart)(struct pci_dev *pdev,
  137. const struct pci_device_id *id);
  138. int (*idle_shutdown)(struct pci_dev *pdev);
  139. int (*reinit)(struct pci_dev *pdev, const struct pci_device_id *id);
  140. void (*shutdown)(struct pci_dev *pdev);
  141. void (*crash_shutdown)(struct pci_dev *pdev);
  142. int (*suspend)(struct pci_dev *pdev, pm_message_t state);
  143. int (*resume)(struct pci_dev *pdev);
  144. int (*suspend_noirq)(struct pci_dev *pdev);
  145. int (*resume_noirq)(struct pci_dev *pdev);
  146. void (*modem_status)(struct pci_dev *pdev, int state);
  147. void (*update_status)(struct pci_dev *pdev, uint32_t status);
  148. int (*update_event)(struct pci_dev *pdev,
  149. struct cnss_uevent_data *uevent);
  150. struct cnss_wlan_runtime_ops *runtime_ops;
  151. const struct pci_device_id *id_table;
  152. u32 chip_version;
  153. enum cnss_driver_mode (*get_driver_mode)(void);
  154. int (*collect_driver_dump)(struct pci_dev *pdev,
  155. struct cnss_ssr_driver_dump_entry *input_array,
  156. size_t *num_entries_loaded);
  157. int (*set_therm_cdev_state)(struct pci_dev *pci_dev,
  158. unsigned long thermal_state,
  159. int tcdev_id);
  160. };
  161. struct cnss_ce_tgt_pipe_cfg {
  162. u32 pipe_num;
  163. u32 pipe_dir;
  164. u32 nentries;
  165. u32 nbytes_max;
  166. u32 flags;
  167. u32 reserved;
  168. };
  169. struct cnss_ce_svc_pipe_cfg {
  170. u32 service_id;
  171. u32 pipe_dir;
  172. u32 pipe_num;
  173. };
  174. struct cnss_shadow_reg_cfg {
  175. u16 ce_id;
  176. u16 reg_offset;
  177. };
  178. struct cnss_shadow_reg_v2_cfg {
  179. u32 addr;
  180. };
  181. struct cnss_rri_over_ddr_cfg {
  182. u32 base_addr_low;
  183. u32 base_addr_high;
  184. };
  185. struct cnss_shadow_reg_v3_cfg {
  186. u32 addr;
  187. };
  188. struct cnss_wlan_enable_cfg {
  189. u32 num_ce_tgt_cfg;
  190. struct cnss_ce_tgt_pipe_cfg *ce_tgt_cfg;
  191. u32 num_ce_svc_pipe_cfg;
  192. struct cnss_ce_svc_pipe_cfg *ce_svc_cfg;
  193. u32 num_shadow_reg_cfg;
  194. struct cnss_shadow_reg_cfg *shadow_reg_cfg;
  195. u32 num_shadow_reg_v2_cfg;
  196. struct cnss_shadow_reg_v2_cfg *shadow_reg_v2_cfg;
  197. bool rri_over_ddr_cfg_valid;
  198. struct cnss_rri_over_ddr_cfg rri_over_ddr_cfg;
  199. u32 num_shadow_reg_v3_cfg;
  200. struct cnss_shadow_reg_v3_cfg *shadow_reg_v3_cfg;
  201. bool send_msi_ce;
  202. };
  203. enum cnss_driver_mode {
  204. CNSS_MISSION,
  205. CNSS_FTM,
  206. CNSS_EPPING,
  207. CNSS_WALTEST,
  208. CNSS_OFF,
  209. CNSS_CCPM,
  210. CNSS_QVIT,
  211. CNSS_CALIBRATION,
  212. CNSS_DRIVER_MODE_MAX,
  213. };
  214. enum cnss_recovery_reason {
  215. CNSS_REASON_DEFAULT,
  216. CNSS_REASON_LINK_DOWN,
  217. CNSS_REASON_RDDM,
  218. CNSS_REASON_TIMEOUT,
  219. };
  220. enum cnss_fw_caps {
  221. CNSS_FW_CAP_DIRECT_LINK_SUPPORT,
  222. CNSS_FW_CAP_AUX_UC_SUPPORT,
  223. };
  224. enum cnss_remote_mem_type {
  225. CNSS_REMOTE_MEM_TYPE_FW,
  226. CNSS_REMOTE_MEM_TYPE_QDSS,
  227. CNSS_REMOTE_MEM_TYPE_MAX,
  228. };
  229. struct cnss_mem_segment {
  230. size_t size;
  231. void *va;
  232. phys_addr_t pa;
  233. };
  234. extern int cnss_wlan_register_driver(struct cnss_wlan_driver *driver);
  235. extern void cnss_wlan_unregister_driver(struct cnss_wlan_driver *driver);
  236. extern void cnss_device_crashed(struct device *dev);
  237. extern int cnss_pci_prevent_l1(struct device *dev);
  238. extern void cnss_pci_allow_l1(struct device *dev);
  239. extern int cnss_pci_link_down(struct device *dev);
  240. extern int cnss_pci_is_device_down(struct device *dev);
  241. extern void cnss_schedule_recovery(struct device *dev,
  242. enum cnss_recovery_reason reason);
  243. extern int cnss_self_recovery(struct device *dev,
  244. enum cnss_recovery_reason reason);
  245. extern int cnss_force_fw_assert(struct device *dev);
  246. extern int cnss_force_collect_rddm(struct device *dev);
  247. extern int cnss_qmi_send_get(struct device *dev);
  248. extern int cnss_qmi_send_put(struct device *dev);
  249. extern int cnss_qmi_send(struct device *dev, int type, void *cmd,
  250. int cmd_len, void *cb_ctx,
  251. int (*cb)(void *ctx, void *event, int event_len));
  252. extern void *cnss_get_virt_ramdump_mem(struct device *dev, unsigned long *size);
  253. extern int cnss_get_fw_files_for_target(struct device *dev,
  254. struct cnss_fw_files *pfw_files,
  255. u32 target_type, u32 target_version);
  256. extern int cnss_get_platform_cap(struct device *dev,
  257. struct cnss_platform_cap *cap);
  258. extern struct iommu_domain *cnss_smmu_get_domain(struct device *dev);
  259. extern int cnss_smmu_map(struct device *dev,
  260. phys_addr_t paddr, uint32_t *iova_addr, size_t size);
  261. extern int cnss_smmu_unmap(struct device *dev, uint32_t iova_addr, size_t size);
  262. extern int cnss_get_soc_info(struct device *dev, struct cnss_soc_info *info);
  263. extern int cnss_request_bus_bandwidth(struct device *dev, int bandwidth);
  264. extern int cnss_power_up(struct device *dev);
  265. extern int cnss_power_down(struct device *dev);
  266. extern int cnss_idle_restart(struct device *dev);
  267. extern int cnss_idle_shutdown(struct device *dev);
  268. extern void cnss_request_pm_qos(struct device *dev, u32 qos_val);
  269. extern void cnss_remove_pm_qos(struct device *dev);
  270. extern void cnss_lock_pm_sem(struct device *dev);
  271. extern void cnss_release_pm_sem(struct device *dev);
  272. extern void cnss_pci_lock_reg_window(struct device *dev, unsigned long *flags);
  273. extern void cnss_pci_unlock_reg_window(struct device *dev,
  274. unsigned long *flags);
  275. extern int cnss_wlan_pm_control(struct device *dev, bool vote);
  276. extern int cnss_auto_suspend(struct device *dev);
  277. extern int cnss_auto_resume(struct device *dev);
  278. extern int cnss_pci_is_drv_connected(struct device *dev);
  279. extern int cnss_pci_force_wake_request_sync(struct device *dev, int timeout);
  280. extern int cnss_pci_force_wake_request(struct device *dev);
  281. extern int cnss_pci_is_device_awake(struct device *dev);
  282. extern int cnss_pci_force_wake_release(struct device *dev);
  283. extern int cnss_get_user_msi_assignment(struct device *dev, char *user_name,
  284. int *num_vectors,
  285. uint32_t *user_base_data,
  286. uint32_t *base_vector);
  287. extern int cnss_get_msi_irq(struct device *dev, unsigned int vector);
  288. extern bool cnss_is_one_msi(struct device *dev);
  289. extern void cnss_get_msi_address(struct device *dev, uint32_t *msi_addr_low,
  290. uint32_t *msi_addr_high);
  291. extern int cnss_wlan_hw_enable(void);
  292. extern int cnss_wlan_enable(struct device *dev,
  293. struct cnss_wlan_enable_cfg *config,
  294. enum cnss_driver_mode mode,
  295. const char *host_version);
  296. extern int cnss_wlan_disable(struct device *dev, enum cnss_driver_mode mode);
  297. extern unsigned int cnss_get_boot_timeout(struct device *dev);
  298. extern int cnss_athdiag_read(struct device *dev, uint32_t offset,
  299. uint32_t mem_type, uint32_t data_len,
  300. uint8_t *output);
  301. extern int cnss_athdiag_write(struct device *dev, uint32_t offset,
  302. uint32_t mem_type, uint32_t data_len,
  303. uint8_t *input);
  304. extern int cnss_set_fw_log_mode(struct device *dev, uint8_t fw_log_mode);
  305. extern int cnss_set_pcie_gen_speed(struct device *dev, u8 pcie_gen_speed);
  306. extern int cnss_get_mem_seg_count(enum cnss_remote_mem_type type, u32 *seg);
  307. extern int cnss_get_mem_segment_info(enum cnss_remote_mem_type type,
  308. struct cnss_mem_segment segment[],
  309. u32 segment_count);
  310. extern int cnss_audio_smmu_map(struct device *dev, phys_addr_t paddr,
  311. dma_addr_t iova, size_t size);
  312. extern void cnss_audio_smmu_unmap(struct device *dev, dma_addr_t iova,
  313. size_t size);
  314. extern int cnss_get_pci_slot(struct device *dev);
  315. extern int cnss_pci_get_reg_dump(struct device *dev, uint8_t *buffer,
  316. uint32_t len);
  317. extern struct kobject *cnss_get_wifi_kobj(struct device *dev);
  318. extern int cnss_send_buffer_to_afcmem(struct device *dev, const uint8_t *afcdb,
  319. uint32_t len, uint8_t slotid);
  320. extern int cnss_reset_afcmem(struct device *dev, uint8_t slotid);
  321. extern bool cnss_get_fw_cap(struct device *dev, enum cnss_fw_caps fw_cap);
  322. extern int cnss_set_wfc_mode(struct device *dev, struct cnss_wfc_cfg cfg);
  323. extern int cnss_thermal_cdev_register(struct device *dev,
  324. unsigned long max_state,
  325. int tcdev_id);
  326. extern void cnss_thermal_cdev_unregister(struct device *dev, int tcdev_id);
  327. extern int cnss_get_curr_therm_cdev_state(struct device *dev,
  328. unsigned long *thermal_state,
  329. int tcdev_id);
  330. extern int cnss_update_time_sync_period(struct device *dev,
  331. uint32_t time_sync_period);
  332. extern int cnss_reset_time_sync_period(struct device *dev);
  333. #endif /* _NET_CNSS2_H */