dp_rings_main.c 142 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include <wlan_ipa_obj_mgmt_api.h>
  20. #include <qdf_types.h>
  21. #include <qdf_lock.h>
  22. #include <qdf_net_types.h>
  23. #include <qdf_lro.h>
  24. #include <qdf_module.h>
  25. #include <hal_hw_headers.h>
  26. #include <hal_api.h>
  27. #include <hif.h>
  28. #include <htt.h>
  29. #include <wdi_event.h>
  30. #include <queue.h>
  31. #include "dp_types.h"
  32. #include "dp_rings.h"
  33. #include "dp_internal.h"
  34. #include "dp_tx.h"
  35. #include "dp_tx_desc.h"
  36. #include "dp_rx.h"
  37. #ifdef DP_RATETABLE_SUPPORT
  38. #include "dp_ratetable.h"
  39. #endif
  40. #include <cdp_txrx_handle.h>
  41. #include <wlan_cfg.h>
  42. #include <wlan_utility.h>
  43. #include "cdp_txrx_cmn_struct.h"
  44. #include "cdp_txrx_stats_struct.h"
  45. #include "cdp_txrx_cmn_reg.h"
  46. #include <qdf_util.h>
  47. #include "dp_peer.h"
  48. #include "htt_stats.h"
  49. #include "dp_htt.h"
  50. #include "htt_ppdu_stats.h"
  51. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  52. #include "cfg_ucfg_api.h"
  53. #include <wlan_module_ids.h>
  54. #ifdef WIFI_MONITOR_SUPPORT
  55. #include <dp_mon.h>
  56. #endif
  57. #ifdef WLAN_FEATURE_STATS_EXT
  58. #define INIT_RX_HW_STATS_LOCK(_soc) \
  59. qdf_spinlock_create(&(_soc)->rx_hw_stats_lock)
  60. #define DEINIT_RX_HW_STATS_LOCK(_soc) \
  61. qdf_spinlock_destroy(&(_soc)->rx_hw_stats_lock)
  62. #else
  63. #define INIT_RX_HW_STATS_LOCK(_soc) /* no op */
  64. #define DEINIT_RX_HW_STATS_LOCK(_soc) /* no op */
  65. #endif
  66. #ifdef QCA_DP_ENABLE_TX_COMP_RING4
  67. #define TXCOMP_RING4_NUM 3
  68. #else
  69. #define TXCOMP_RING4_NUM WBM2SW_TXCOMP_RING4_NUM
  70. #endif
  71. static QDF_STATUS dp_init_tx_ring_pair_by_index(struct dp_soc *soc,
  72. uint8_t index);
  73. static void dp_deinit_tx_pair_by_index(struct dp_soc *soc, int index);
  74. static void dp_free_tx_ring_pair_by_index(struct dp_soc *soc, uint8_t index);
  75. static QDF_STATUS dp_alloc_tx_ring_pair_by_index(struct dp_soc *soc,
  76. uint8_t index);
  77. /* default_dscp_tid_map - Default DSCP-TID mapping
  78. *
  79. * DSCP TID
  80. * 000000 0
  81. * 001000 1
  82. * 010000 2
  83. * 011000 3
  84. * 100000 4
  85. * 101000 5
  86. * 110000 6
  87. * 111000 7
  88. */
  89. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  90. 0, 0, 0, 0, 0, 0, 0, 0,
  91. 1, 1, 1, 1, 1, 1, 1, 1,
  92. 2, 2, 2, 2, 2, 2, 2, 2,
  93. 3, 3, 3, 3, 3, 3, 3, 3,
  94. 4, 4, 4, 4, 4, 4, 4, 4,
  95. 5, 5, 5, 5, 5, 5, 5, 5,
  96. 6, 6, 6, 6, 6, 6, 6, 6,
  97. 7, 7, 7, 7, 7, 7, 7, 7,
  98. };
  99. /* default_pcp_tid_map - Default PCP-TID mapping
  100. *
  101. * PCP TID
  102. * 000 0
  103. * 001 1
  104. * 010 2
  105. * 011 3
  106. * 100 4
  107. * 101 5
  108. * 110 6
  109. * 111 7
  110. */
  111. static uint8_t default_pcp_tid_map[PCP_TID_MAP_MAX] = {
  112. 0, 1, 2, 3, 4, 5, 6, 7,
  113. };
  114. uint8_t
  115. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS_MAX] = {
  116. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  117. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  118. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  119. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  120. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3},
  121. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  122. {0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1}
  123. #endif
  124. };
  125. qdf_export_symbol(dp_cpu_ring_map);
  126. /**
  127. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  128. * @soc: DP soc handle
  129. * @ring_type: ring type
  130. * @ring_num: ring_num
  131. *
  132. * Return: 0 if the ring is not offloaded, non-0 if it is offloaded
  133. */
  134. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc,
  135. enum hal_ring_type ring_type,
  136. int ring_num)
  137. {
  138. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  139. uint8_t status = 0;
  140. switch (ring_type) {
  141. case WBM2SW_RELEASE:
  142. case REO_DST:
  143. case RXDMA_BUF:
  144. case REO_EXCEPTION:
  145. status = ((nss_config) & (1 << ring_num));
  146. break;
  147. default:
  148. break;
  149. }
  150. return status;
  151. }
  152. /* MCL specific functions */
  153. #if defined(DP_CON_MON)
  154. #ifdef DP_CON_MON_MSI_ENABLED
  155. /**
  156. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  157. * @soc: pointer to dp_soc handle
  158. * @intr_ctx_num: interrupt context number for which mon mask is needed
  159. *
  160. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  161. * This function is returning 0, since in interrupt mode(softirq based RX),
  162. * we donot want to process monitor mode rings in a softirq.
  163. *
  164. * So, in case packet log is enabled for SAP/STA/P2P modes,
  165. * regular interrupt processing will not process monitor mode rings. It would be
  166. * done in a separate timer context.
  167. *
  168. * Return: 0
  169. */
  170. static inline uint32_t
  171. dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  172. {
  173. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  174. }
  175. #else
  176. /**
  177. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  178. * @soc: pointer to dp_soc handle
  179. * @intr_ctx_num: interrupt context number for which mon mask is needed
  180. *
  181. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  182. * This function is returning 0, since in interrupt mode(softirq based RX),
  183. * we donot want to process monitor mode rings in a softirq.
  184. *
  185. * So, in case packet log is enabled for SAP/STA/P2P modes,
  186. * regular interrupt processing will not process monitor mode rings. It would be
  187. * done in a separate timer context.
  188. *
  189. * Return: 0
  190. */
  191. static inline uint32_t
  192. dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  193. {
  194. return 0;
  195. }
  196. #endif
  197. #else
  198. /**
  199. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  200. * @soc: pointer to dp_soc handle
  201. * @intr_ctx_num: interrupt context number for which mon mask is needed
  202. *
  203. * Return: mon mask value
  204. */
  205. static inline
  206. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc,
  207. int intr_ctx_num)
  208. {
  209. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  210. }
  211. void dp_soc_reset_mon_intr_mask(struct dp_soc *soc)
  212. {
  213. int i;
  214. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  215. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  216. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  217. }
  218. }
  219. qdf_export_symbol(dp_soc_reset_mon_intr_mask);
  220. void dp_service_lmac_rings(void *arg)
  221. {
  222. struct dp_soc *soc = (struct dp_soc *)arg;
  223. int ring = 0, i;
  224. struct dp_pdev *pdev = NULL;
  225. union dp_rx_desc_list_elem_t *desc_list = NULL;
  226. union dp_rx_desc_list_elem_t *tail = NULL;
  227. /* Process LMAC interrupts */
  228. for (ring = 0 ; ring < MAX_NUM_LMAC_HW; ring++) {
  229. int mac_for_pdev = ring;
  230. struct dp_srng *rx_refill_buf_ring;
  231. pdev = dp_get_pdev_for_lmac_id(soc, mac_for_pdev);
  232. if (!pdev)
  233. continue;
  234. rx_refill_buf_ring = &soc->rx_refill_buf_ring[mac_for_pdev];
  235. dp_monitor_process(soc, NULL, mac_for_pdev,
  236. QCA_NAPI_BUDGET);
  237. for (i = 0;
  238. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  239. dp_rxdma_err_process(&soc->intr_ctx[i], soc,
  240. mac_for_pdev,
  241. QCA_NAPI_BUDGET);
  242. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF,
  243. mac_for_pdev))
  244. dp_rx_buffers_replenish(soc, mac_for_pdev,
  245. rx_refill_buf_ring,
  246. &soc->rx_desc_buf[mac_for_pdev],
  247. 0, &desc_list, &tail, false);
  248. }
  249. qdf_timer_mod(&soc->lmac_reap_timer, DP_INTR_POLL_TIMER_MS);
  250. }
  251. #endif
  252. /**
  253. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  254. * @ring_num: ring num of the ring being queried
  255. * @grp_mask: the grp_mask array for the ring type in question.
  256. *
  257. * The grp_mask array is indexed by group number and the bit fields correspond
  258. * to ring numbers. We are finding which interrupt group a ring belongs to.
  259. *
  260. * Return: the index in the grp_mask array with the ring number.
  261. * -QDF_STATUS_E_NOENT if no entry is found
  262. */
  263. static int dp_srng_find_ring_in_mask(int ring_num, uint8_t *grp_mask)
  264. {
  265. int ext_group_num;
  266. uint8_t mask = 1 << ring_num;
  267. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  268. ext_group_num++) {
  269. if (mask & grp_mask[ext_group_num])
  270. return ext_group_num;
  271. }
  272. return -QDF_STATUS_E_NOENT;
  273. }
  274. /**
  275. * dp_is_msi_group_number_invalid() - check msi_group_number valid or not
  276. * @soc: dp_soc
  277. * @msi_group_number: MSI group number.
  278. * @msi_data_count: MSI data count.
  279. *
  280. * Return: true if msi_group_number is invalid.
  281. */
  282. static bool dp_is_msi_group_number_invalid(struct dp_soc *soc,
  283. int msi_group_number,
  284. int msi_data_count)
  285. {
  286. if (soc && soc->osdev && soc->osdev->dev &&
  287. pld_is_one_msi(soc->osdev->dev))
  288. return false;
  289. return msi_group_number > msi_data_count;
  290. }
  291. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  292. /**
  293. * dp_is_reo_ring_num_in_nf_grp1() - Check if the current reo ring is part of
  294. * rx_near_full_grp1 mask
  295. * @soc: Datapath SoC Handle
  296. * @ring_num: REO ring number
  297. *
  298. * Return: 1 if the ring_num belongs to reo_nf_grp1,
  299. * 0, otherwise.
  300. */
  301. static inline int
  302. dp_is_reo_ring_num_in_nf_grp1(struct dp_soc *soc, int ring_num)
  303. {
  304. return (WLAN_CFG_RX_NEAR_FULL_IRQ_MASK_1 & (1 << ring_num));
  305. }
  306. /**
  307. * dp_is_reo_ring_num_in_nf_grp2() - Check if the current reo ring is part of
  308. * rx_near_full_grp2 mask
  309. * @soc: Datapath SoC Handle
  310. * @ring_num: REO ring number
  311. *
  312. * Return: 1 if the ring_num belongs to reo_nf_grp2,
  313. * 0, otherwise.
  314. */
  315. static inline int
  316. dp_is_reo_ring_num_in_nf_grp2(struct dp_soc *soc, int ring_num)
  317. {
  318. return (WLAN_CFG_RX_NEAR_FULL_IRQ_MASK_2 & (1 << ring_num));
  319. }
  320. /**
  321. * dp_srng_get_near_full_irq_mask() - Get near-full irq mask for a particular
  322. * ring type and number
  323. * @soc: Datapath SoC handle
  324. * @ring_type: SRNG type
  325. * @ring_num: ring num
  326. *
  327. * Return: near-full irq mask pointer
  328. */
  329. static inline
  330. uint8_t *dp_srng_get_near_full_irq_mask(struct dp_soc *soc,
  331. enum hal_ring_type ring_type,
  332. int ring_num)
  333. {
  334. struct wlan_cfg_dp_soc_ctxt *cfg_ctx = soc->wlan_cfg_ctx;
  335. uint8_t wbm2_sw_rx_rel_ring_id;
  336. uint8_t *nf_irq_mask = NULL;
  337. switch (ring_type) {
  338. case WBM2SW_RELEASE:
  339. wbm2_sw_rx_rel_ring_id =
  340. wlan_cfg_get_rx_rel_ring_id(cfg_ctx);
  341. if (ring_num != wbm2_sw_rx_rel_ring_id) {
  342. nf_irq_mask = &soc->wlan_cfg_ctx->
  343. int_tx_ring_near_full_irq_mask[0];
  344. }
  345. break;
  346. case REO_DST:
  347. if (dp_is_reo_ring_num_in_nf_grp1(soc, ring_num))
  348. nf_irq_mask =
  349. &soc->wlan_cfg_ctx->int_rx_ring_near_full_irq_1_mask[0];
  350. else if (dp_is_reo_ring_num_in_nf_grp2(soc, ring_num))
  351. nf_irq_mask =
  352. &soc->wlan_cfg_ctx->int_rx_ring_near_full_irq_2_mask[0];
  353. else
  354. qdf_assert(0);
  355. break;
  356. default:
  357. break;
  358. }
  359. return nf_irq_mask;
  360. }
  361. /**
  362. * dp_srng_set_msi2_ring_params() - Set the msi2 addr/data in the ring params
  363. * @soc: Datapath SoC handle
  364. * @ring_params: srng params handle
  365. * @msi2_addr: MSI2 addr to be set for the SRNG
  366. * @msi2_data: MSI2 data to be set for the SRNG
  367. *
  368. * Return: None
  369. */
  370. static inline
  371. void dp_srng_set_msi2_ring_params(struct dp_soc *soc,
  372. struct hal_srng_params *ring_params,
  373. qdf_dma_addr_t msi2_addr,
  374. uint32_t msi2_data)
  375. {
  376. ring_params->msi2_addr = msi2_addr;
  377. ring_params->msi2_data = msi2_data;
  378. }
  379. /**
  380. * dp_srng_msi2_setup() - Setup MSI2 details for near full IRQ of an SRNG
  381. * @soc: Datapath SoC handle
  382. * @ring_params: ring_params for SRNG
  383. * @ring_type: SENG type
  384. * @ring_num: ring number for the SRNG
  385. * @nf_msi_grp_num: near full msi group number
  386. *
  387. * Return: None
  388. */
  389. static inline void
  390. dp_srng_msi2_setup(struct dp_soc *soc,
  391. struct hal_srng_params *ring_params,
  392. int ring_type, int ring_num, int nf_msi_grp_num)
  393. {
  394. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  395. int msi_data_count, ret;
  396. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  397. &msi_data_count, &msi_data_start,
  398. &msi_irq_start);
  399. if (ret)
  400. return;
  401. if (nf_msi_grp_num < 0) {
  402. dp_init_info("%pK: ring near full IRQ not part of an ext_group; ring_type: %d,ring_num %d",
  403. soc, ring_type, ring_num);
  404. ring_params->msi2_addr = 0;
  405. ring_params->msi2_data = 0;
  406. return;
  407. }
  408. if (dp_is_msi_group_number_invalid(soc, nf_msi_grp_num,
  409. msi_data_count)) {
  410. dp_init_warn("%pK: 2 msi_groups will share an msi for near full IRQ; msi_group_num %d",
  411. soc, nf_msi_grp_num);
  412. QDF_ASSERT(0);
  413. }
  414. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  415. ring_params->nf_irq_support = 1;
  416. ring_params->msi2_addr = addr_low;
  417. ring_params->msi2_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  418. ring_params->msi2_data = (nf_msi_grp_num % msi_data_count)
  419. + msi_data_start;
  420. ring_params->flags |= HAL_SRNG_MSI_INTR;
  421. }
  422. /* Percentage of ring entries considered as nearly full */
  423. #define DP_NF_HIGH_THRESH_PERCENTAGE 75
  424. /* Percentage of ring entries considered as critically full */
  425. #define DP_NF_CRIT_THRESH_PERCENTAGE 90
  426. /* Percentage of ring entries considered as safe threshold */
  427. #define DP_NF_SAFE_THRESH_PERCENTAGE 50
  428. /**
  429. * dp_srng_configure_nf_interrupt_thresholds() - Configure the thresholds for
  430. * near full irq
  431. * @soc: Datapath SoC handle
  432. * @ring_params: ring params for SRNG
  433. * @ring_type: ring type
  434. */
  435. static inline void
  436. dp_srng_configure_nf_interrupt_thresholds(struct dp_soc *soc,
  437. struct hal_srng_params *ring_params,
  438. int ring_type)
  439. {
  440. if (ring_params->nf_irq_support) {
  441. ring_params->high_thresh = (ring_params->num_entries *
  442. DP_NF_HIGH_THRESH_PERCENTAGE) / 100;
  443. ring_params->crit_thresh = (ring_params->num_entries *
  444. DP_NF_CRIT_THRESH_PERCENTAGE) / 100;
  445. ring_params->safe_thresh = (ring_params->num_entries *
  446. DP_NF_SAFE_THRESH_PERCENTAGE) /100;
  447. }
  448. }
  449. /**
  450. * dp_srng_set_nf_thresholds() - Set the near full thresholds to srng data
  451. * structure from the ring params
  452. * @soc: Datapath SoC handle
  453. * @srng: SRNG handle
  454. * @ring_params: ring params for a SRNG
  455. *
  456. * Return: None
  457. */
  458. static inline void
  459. dp_srng_set_nf_thresholds(struct dp_soc *soc, struct dp_srng *srng,
  460. struct hal_srng_params *ring_params)
  461. {
  462. srng->crit_thresh = ring_params->crit_thresh;
  463. srng->safe_thresh = ring_params->safe_thresh;
  464. }
  465. #else
  466. static inline
  467. uint8_t *dp_srng_get_near_full_irq_mask(struct dp_soc *soc,
  468. enum hal_ring_type ring_type,
  469. int ring_num)
  470. {
  471. return NULL;
  472. }
  473. static inline
  474. void dp_srng_set_msi2_ring_params(struct dp_soc *soc,
  475. struct hal_srng_params *ring_params,
  476. qdf_dma_addr_t msi2_addr,
  477. uint32_t msi2_data)
  478. {
  479. }
  480. static inline void
  481. dp_srng_msi2_setup(struct dp_soc *soc,
  482. struct hal_srng_params *ring_params,
  483. int ring_type, int ring_num, int nf_msi_grp_num)
  484. {
  485. }
  486. static inline void
  487. dp_srng_configure_nf_interrupt_thresholds(struct dp_soc *soc,
  488. struct hal_srng_params *ring_params,
  489. int ring_type)
  490. {
  491. }
  492. static inline void
  493. dp_srng_set_nf_thresholds(struct dp_soc *soc, struct dp_srng *srng,
  494. struct hal_srng_params *ring_params)
  495. {
  496. }
  497. #endif
  498. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  499. enum hal_ring_type ring_type,
  500. int ring_num,
  501. int *reg_msi_grp_num,
  502. bool nf_irq_support,
  503. int *nf_msi_grp_num)
  504. {
  505. struct wlan_cfg_dp_soc_ctxt *cfg_ctx = soc->wlan_cfg_ctx;
  506. uint8_t *grp_mask, *nf_irq_mask = NULL;
  507. bool nf_irq_enabled = false;
  508. uint8_t wbm2_sw_rx_rel_ring_id;
  509. switch (ring_type) {
  510. case WBM2SW_RELEASE:
  511. wbm2_sw_rx_rel_ring_id =
  512. wlan_cfg_get_rx_rel_ring_id(cfg_ctx);
  513. if (ring_num == wbm2_sw_rx_rel_ring_id) {
  514. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  515. grp_mask = &cfg_ctx->int_rx_wbm_rel_ring_mask[0];
  516. ring_num = 0;
  517. } else if (ring_num == WBM2_SW_PPE_REL_RING_ID) {
  518. grp_mask = &cfg_ctx->int_ppeds_wbm_release_ring_mask[0];
  519. ring_num = 0;
  520. } else { /* dp_tx_comp_handler - soc->tx_comp_ring */
  521. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  522. nf_irq_mask = dp_srng_get_near_full_irq_mask(soc,
  523. ring_type,
  524. ring_num);
  525. if (nf_irq_mask)
  526. nf_irq_enabled = true;
  527. /*
  528. * Using ring 4 as 4th tx completion ring since ring 3
  529. * is Rx error ring
  530. */
  531. if (ring_num == WBM2SW_TXCOMP_RING4_NUM)
  532. ring_num = TXCOMP_RING4_NUM;
  533. }
  534. break;
  535. case REO_EXCEPTION:
  536. /* dp_rx_err_process - &soc->reo_exception_ring */
  537. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  538. break;
  539. case REO_DST:
  540. /* dp_rx_process - soc->reo_dest_ring */
  541. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  542. nf_irq_mask = dp_srng_get_near_full_irq_mask(soc, ring_type,
  543. ring_num);
  544. if (nf_irq_mask)
  545. nf_irq_enabled = true;
  546. break;
  547. case REO_STATUS:
  548. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  549. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  550. break;
  551. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  552. case RXDMA_MONITOR_STATUS:
  553. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  554. case RXDMA_MONITOR_DST:
  555. /* dp_mon_process */
  556. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  557. break;
  558. case TX_MONITOR_DST:
  559. /* dp_tx_mon_process */
  560. grp_mask = &soc->wlan_cfg_ctx->int_tx_mon_ring_mask[0];
  561. break;
  562. case RXDMA_DST:
  563. /* dp_rxdma_err_process */
  564. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  565. break;
  566. case RXDMA_BUF:
  567. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  568. break;
  569. case RXDMA_MONITOR_BUF:
  570. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_mon_ring_mask[0];
  571. break;
  572. case TX_MONITOR_BUF:
  573. grp_mask = &soc->wlan_cfg_ctx->int_host2txmon_ring_mask[0];
  574. break;
  575. case REO2PPE:
  576. grp_mask = &soc->wlan_cfg_ctx->int_reo2ppe_ring_mask[0];
  577. break;
  578. case PPE2TCL:
  579. grp_mask = &soc->wlan_cfg_ctx->int_ppe2tcl_ring_mask[0];
  580. break;
  581. case TCL_DATA:
  582. /* CMD_CREDIT_RING is used as command in 8074 and credit in 9000 */
  583. case TCL_CMD_CREDIT:
  584. case REO_CMD:
  585. case SW2WBM_RELEASE:
  586. case WBM_IDLE_LINK:
  587. /* normally empty SW_TO_HW rings */
  588. return -QDF_STATUS_E_NOENT;
  589. break;
  590. case TCL_STATUS:
  591. case REO_REINJECT:
  592. /* misc unused rings */
  593. return -QDF_STATUS_E_NOENT;
  594. break;
  595. case CE_SRC:
  596. case CE_DST:
  597. case CE_DST_STATUS:
  598. /* CE_rings - currently handled by hif */
  599. default:
  600. return -QDF_STATUS_E_NOENT;
  601. break;
  602. }
  603. *reg_msi_grp_num = dp_srng_find_ring_in_mask(ring_num, grp_mask);
  604. if (nf_irq_support && nf_irq_enabled) {
  605. *nf_msi_grp_num = dp_srng_find_ring_in_mask(ring_num,
  606. nf_irq_mask);
  607. }
  608. return QDF_STATUS_SUCCESS;
  609. }
  610. /**
  611. * dp_get_num_msi_available()- API to get number of MSIs available
  612. * @soc: DP soc Handle
  613. * @interrupt_mode: Mode of interrupts
  614. *
  615. * Return: Number of MSIs available or 0 in case of integrated
  616. */
  617. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  618. static int dp_get_num_msi_available(struct dp_soc *soc, int interrupt_mode)
  619. {
  620. return 0;
  621. }
  622. #else
  623. static int dp_get_num_msi_available(struct dp_soc *soc, int interrupt_mode)
  624. {
  625. int msi_data_count;
  626. int msi_data_start;
  627. int msi_irq_start;
  628. int ret;
  629. if (interrupt_mode == DP_INTR_INTEGRATED) {
  630. return 0;
  631. } else if (interrupt_mode == DP_INTR_MSI || interrupt_mode ==
  632. DP_INTR_POLL) {
  633. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  634. &msi_data_count,
  635. &msi_data_start,
  636. &msi_irq_start);
  637. if (ret) {
  638. qdf_err("Unable to get DP MSI assignment %d",
  639. interrupt_mode);
  640. return -EINVAL;
  641. }
  642. return msi_data_count;
  643. }
  644. qdf_err("Interrupt mode invalid %d", interrupt_mode);
  645. return -EINVAL;
  646. }
  647. #endif
  648. #if defined(IPA_OFFLOAD) && defined(IPA_WDI3_VLAN_SUPPORT)
  649. static void
  650. dp_ipa_vlan_srng_msi_setup(struct hal_srng_params *ring_params, int ring_type,
  651. int ring_num)
  652. {
  653. if (wlan_ipa_is_vlan_enabled()) {
  654. if ((ring_type == REO_DST) &&
  655. (ring_num == IPA_ALT_REO_DEST_RING_IDX)) {
  656. ring_params->msi_addr = 0;
  657. ring_params->msi_data = 0;
  658. ring_params->flags &= ~HAL_SRNG_MSI_INTR;
  659. }
  660. }
  661. }
  662. #else
  663. static inline void
  664. dp_ipa_vlan_srng_msi_setup(struct hal_srng_params *ring_params, int ring_type,
  665. int ring_num)
  666. {
  667. }
  668. #endif
  669. static void dp_srng_msi_setup(struct dp_soc *soc, struct dp_srng *srng,
  670. struct hal_srng_params *ring_params,
  671. int ring_type, int ring_num)
  672. {
  673. int reg_msi_grp_num;
  674. /*
  675. * nf_msi_grp_num needs to be initialized with negative value,
  676. * to avoid configuring near-full msi for WBM2SW3 ring
  677. */
  678. int nf_msi_grp_num = -1;
  679. int msi_data_count;
  680. int ret;
  681. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  682. bool nf_irq_support;
  683. int vector;
  684. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  685. &msi_data_count, &msi_data_start,
  686. &msi_irq_start);
  687. if (ret)
  688. return;
  689. nf_irq_support = hal_srng_is_near_full_irq_supported(soc->hal_soc,
  690. ring_type,
  691. ring_num);
  692. ret = dp_srng_calculate_msi_group(soc, ring_type, ring_num,
  693. &reg_msi_grp_num,
  694. nf_irq_support,
  695. &nf_msi_grp_num);
  696. if (ret < 0) {
  697. dp_init_info("%pK: ring not part of an ext_group; ring_type: %d,ring_num %d",
  698. soc, ring_type, ring_num);
  699. ring_params->msi_addr = 0;
  700. ring_params->msi_data = 0;
  701. dp_srng_set_msi2_ring_params(soc, ring_params, 0, 0);
  702. return;
  703. }
  704. if (reg_msi_grp_num < 0) {
  705. dp_init_info("%pK: ring not part of an ext_group; ring_type: %d,ring_num %d",
  706. soc, ring_type, ring_num);
  707. ring_params->msi_addr = 0;
  708. ring_params->msi_data = 0;
  709. goto configure_msi2;
  710. }
  711. if (dp_is_msi_group_number_invalid(soc, reg_msi_grp_num,
  712. msi_data_count)) {
  713. dp_init_warn("%pK: 2 msi_groups will share an msi; msi_group_num %d",
  714. soc, reg_msi_grp_num);
  715. QDF_ASSERT(0);
  716. }
  717. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  718. ring_params->msi_addr = addr_low;
  719. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  720. ring_params->msi_data = (reg_msi_grp_num % msi_data_count)
  721. + msi_data_start;
  722. ring_params->flags |= HAL_SRNG_MSI_INTR;
  723. dp_ipa_vlan_srng_msi_setup(ring_params, ring_type, ring_num);
  724. dp_debug("ring type %u ring_num %u msi->data %u msi_addr %llx",
  725. ring_type, ring_num, ring_params->msi_data,
  726. (uint64_t)ring_params->msi_addr);
  727. vector = msi_irq_start + (reg_msi_grp_num % msi_data_count);
  728. /*
  729. * During umac reset ppeds interrupts free is not called.
  730. * Avoid registering interrupts again.
  731. *
  732. */
  733. if (dp_check_umac_reset_in_progress(soc))
  734. goto configure_msi2;
  735. if (soc->arch_ops.dp_register_ppeds_interrupts)
  736. if (soc->arch_ops.dp_register_ppeds_interrupts(soc, srng,
  737. vector,
  738. ring_type,
  739. ring_num))
  740. return;
  741. configure_msi2:
  742. if (!nf_irq_support) {
  743. dp_srng_set_msi2_ring_params(soc, ring_params, 0, 0);
  744. return;
  745. }
  746. dp_srng_msi2_setup(soc, ring_params, ring_type, ring_num,
  747. nf_msi_grp_num);
  748. }
  749. /**
  750. * dp_srng_configure_pointer_update_thresholds() - Retrieve pointer
  751. * update threshold value from wlan_cfg_ctx
  752. * @soc: device handle
  753. * @ring_params: per ring specific parameters
  754. * @ring_type: Ring type
  755. * @ring_num: Ring number for a given ring type
  756. * @num_entries: number of entries to fill
  757. *
  758. * Fill the ring params with the pointer update threshold
  759. * configuration parameters available in wlan_cfg_ctx
  760. *
  761. * Return: None
  762. */
  763. static void
  764. dp_srng_configure_pointer_update_thresholds(
  765. struct dp_soc *soc,
  766. struct hal_srng_params *ring_params,
  767. int ring_type, int ring_num,
  768. int num_entries)
  769. {
  770. if (ring_type == REO_DST) {
  771. ring_params->pointer_timer_threshold =
  772. wlan_cfg_get_pointer_timer_threshold_rx(
  773. soc->wlan_cfg_ctx);
  774. ring_params->pointer_num_threshold =
  775. wlan_cfg_get_pointer_num_threshold_rx(
  776. soc->wlan_cfg_ctx);
  777. }
  778. }
  779. #ifdef WLAN_DP_PER_RING_TYPE_CONFIG
  780. /**
  781. * dp_srng_configure_interrupt_thresholds() - Retrieve interrupt
  782. * threshold values from the wlan_srng_cfg table for each ring type
  783. * @soc: device handle
  784. * @ring_params: per ring specific parameters
  785. * @ring_type: Ring type
  786. * @ring_num: Ring number for a given ring type
  787. * @num_entries: number of entries to fill
  788. *
  789. * Fill the ring params with the interrupt threshold
  790. * configuration parameters available in the per ring type wlan_srng_cfg
  791. * table.
  792. *
  793. * Return: None
  794. */
  795. static void
  796. dp_srng_configure_interrupt_thresholds(struct dp_soc *soc,
  797. struct hal_srng_params *ring_params,
  798. int ring_type, int ring_num,
  799. int num_entries)
  800. {
  801. uint8_t wbm2_sw_rx_rel_ring_id;
  802. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(soc->wlan_cfg_ctx);
  803. if (ring_type == REO_DST) {
  804. ring_params->intr_timer_thres_us =
  805. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  806. ring_params->intr_batch_cntr_thres_entries =
  807. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  808. } else if (ring_type == WBM2SW_RELEASE &&
  809. (ring_num == wbm2_sw_rx_rel_ring_id)) {
  810. ring_params->intr_timer_thres_us =
  811. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  812. ring_params->intr_batch_cntr_thres_entries =
  813. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  814. } else {
  815. ring_params->intr_timer_thres_us =
  816. soc->wlan_srng_cfg[ring_type].timer_threshold;
  817. ring_params->intr_batch_cntr_thres_entries =
  818. soc->wlan_srng_cfg[ring_type].batch_count_threshold;
  819. }
  820. ring_params->low_threshold =
  821. soc->wlan_srng_cfg[ring_type].low_threshold;
  822. if (ring_params->low_threshold)
  823. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  824. dp_srng_configure_nf_interrupt_thresholds(soc, ring_params, ring_type);
  825. }
  826. #else
  827. static void
  828. dp_srng_configure_interrupt_thresholds(struct dp_soc *soc,
  829. struct hal_srng_params *ring_params,
  830. int ring_type, int ring_num,
  831. int num_entries)
  832. {
  833. uint8_t wbm2_sw_rx_rel_ring_id;
  834. bool rx_refill_lt_disable;
  835. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(soc->wlan_cfg_ctx);
  836. if (ring_type == REO_DST || ring_type == REO2PPE) {
  837. ring_params->intr_timer_thres_us =
  838. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  839. ring_params->intr_batch_cntr_thres_entries =
  840. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  841. } else if (ring_type == WBM2SW_RELEASE &&
  842. (ring_num < wbm2_sw_rx_rel_ring_id ||
  843. ring_num == WBM2SW_TXCOMP_RING4_NUM ||
  844. ring_num == WBM2_SW_PPE_REL_RING_ID)) {
  845. ring_params->intr_timer_thres_us =
  846. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  847. ring_params->intr_batch_cntr_thres_entries =
  848. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  849. } else if (ring_type == RXDMA_BUF) {
  850. rx_refill_lt_disable =
  851. wlan_cfg_get_dp_soc_rxdma_refill_lt_disable
  852. (soc->wlan_cfg_ctx);
  853. ring_params->intr_timer_thres_us =
  854. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  855. if (!rx_refill_lt_disable) {
  856. ring_params->low_threshold = num_entries >> 3;
  857. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  858. ring_params->intr_batch_cntr_thres_entries = 0;
  859. }
  860. } else {
  861. ring_params->intr_timer_thres_us =
  862. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  863. ring_params->intr_batch_cntr_thres_entries =
  864. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  865. }
  866. /* These rings donot require interrupt to host. Make them zero */
  867. switch (ring_type) {
  868. case REO_REINJECT:
  869. case REO_CMD:
  870. case TCL_DATA:
  871. case TCL_CMD_CREDIT:
  872. case TCL_STATUS:
  873. case WBM_IDLE_LINK:
  874. case SW2WBM_RELEASE:
  875. case SW2RXDMA_NEW:
  876. ring_params->intr_timer_thres_us = 0;
  877. ring_params->intr_batch_cntr_thres_entries = 0;
  878. break;
  879. case PPE2TCL:
  880. ring_params->intr_timer_thres_us =
  881. wlan_cfg_get_int_timer_threshold_ppe2tcl(soc->wlan_cfg_ctx);
  882. ring_params->intr_batch_cntr_thres_entries =
  883. wlan_cfg_get_int_batch_threshold_ppe2tcl(soc->wlan_cfg_ctx);
  884. break;
  885. }
  886. /* Enable low threshold interrupts for rx buffer rings (regular and
  887. * monitor buffer rings.
  888. * TODO: See if this is required for any other ring
  889. */
  890. if ((ring_type == RXDMA_MONITOR_BUF) ||
  891. (ring_type == RXDMA_MONITOR_STATUS ||
  892. (ring_type == TX_MONITOR_BUF))) {
  893. /* TODO: Setting low threshold to 1/8th of ring size
  894. * see if this needs to be configurable
  895. */
  896. ring_params->low_threshold = num_entries >> 3;
  897. ring_params->intr_timer_thres_us =
  898. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  899. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  900. ring_params->intr_batch_cntr_thres_entries = 0;
  901. }
  902. /* During initialisation monitor rings are only filled with
  903. * MON_BUF_MIN_ENTRIES entries. So low threshold needs to be set to
  904. * a value less than that. Low threshold value is reconfigured again
  905. * to 1/8th of the ring size when monitor vap is created.
  906. */
  907. if (ring_type == RXDMA_MONITOR_BUF)
  908. ring_params->low_threshold = MON_BUF_MIN_ENTRIES >> 1;
  909. /* In case of PCI chipsets, we dont have PPDU end interrupts,
  910. * so MONITOR STATUS ring is reaped by receiving MSI from srng.
  911. * Keep batch threshold as 8 so that interrupt is received for
  912. * every 4 packets in MONITOR_STATUS ring
  913. */
  914. if ((ring_type == RXDMA_MONITOR_STATUS) &&
  915. (soc->intr_mode == DP_INTR_MSI))
  916. ring_params->intr_batch_cntr_thres_entries = 4;
  917. }
  918. #endif
  919. #ifdef DISABLE_MON_RING_MSI_CFG
  920. /**
  921. * dp_skip_msi_cfg() - Check if msi cfg has to be skipped for ring_type
  922. * @soc: DP SoC context
  923. * @ring_type: sring type
  924. *
  925. * Return: True if msi cfg should be skipped for srng type else false
  926. */
  927. static inline bool dp_skip_msi_cfg(struct dp_soc *soc, int ring_type)
  928. {
  929. if (ring_type == RXDMA_MONITOR_STATUS)
  930. return true;
  931. return false;
  932. }
  933. #else
  934. #ifdef DP_CON_MON_MSI_ENABLED
  935. static inline bool dp_skip_msi_cfg(struct dp_soc *soc, int ring_type)
  936. {
  937. if (soc->cdp_soc.ol_ops->get_con_mode &&
  938. soc->cdp_soc.ol_ops->get_con_mode() == QDF_GLOBAL_MONITOR_MODE) {
  939. if (ring_type == REO_DST || ring_type == RXDMA_DST)
  940. return true;
  941. } else if (ring_type == RXDMA_MONITOR_STATUS) {
  942. return true;
  943. }
  944. return false;
  945. }
  946. #else
  947. static inline bool dp_skip_msi_cfg(struct dp_soc *soc, int ring_type)
  948. {
  949. return false;
  950. }
  951. #endif /* DP_CON_MON_MSI_ENABLED */
  952. #endif /* DISABLE_MON_RING_MSI_CFG */
  953. QDF_STATUS dp_srng_init_idx(struct dp_soc *soc, struct dp_srng *srng,
  954. int ring_type, int ring_num, int mac_id,
  955. uint32_t idx)
  956. {
  957. bool idle_check;
  958. hal_soc_handle_t hal_soc = soc->hal_soc;
  959. struct hal_srng_params ring_params;
  960. if (srng->hal_srng) {
  961. dp_init_err("%pK: Ring type: %d, num:%d is already initialized",
  962. soc, ring_type, ring_num);
  963. return QDF_STATUS_SUCCESS;
  964. }
  965. /* memset the srng ring to zero */
  966. qdf_mem_zero(srng->base_vaddr_unaligned, srng->alloc_size);
  967. qdf_mem_zero(&ring_params, sizeof(struct hal_srng_params));
  968. ring_params.ring_base_paddr = srng->base_paddr_aligned;
  969. ring_params.ring_base_vaddr = srng->base_vaddr_aligned;
  970. ring_params.num_entries = srng->num_entries;
  971. dp_info("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u",
  972. ring_type, ring_num,
  973. (void *)ring_params.ring_base_vaddr,
  974. (void *)ring_params.ring_base_paddr,
  975. ring_params.num_entries);
  976. if (soc->intr_mode == DP_INTR_MSI && !dp_skip_msi_cfg(soc, ring_type)) {
  977. dp_srng_msi_setup(soc, srng, &ring_params, ring_type, ring_num);
  978. dp_verbose_debug("Using MSI for ring_type: %d, ring_num %d",
  979. ring_type, ring_num);
  980. } else {
  981. ring_params.msi_data = 0;
  982. ring_params.msi_addr = 0;
  983. dp_srng_set_msi2_ring_params(soc, &ring_params, 0, 0);
  984. dp_verbose_debug("Skipping MSI for ring_type: %d, ring_num %d",
  985. ring_type, ring_num);
  986. }
  987. dp_srng_configure_interrupt_thresholds(soc, &ring_params,
  988. ring_type, ring_num,
  989. srng->num_entries);
  990. dp_srng_set_nf_thresholds(soc, srng, &ring_params);
  991. dp_srng_configure_pointer_update_thresholds(soc, &ring_params,
  992. ring_type, ring_num,
  993. srng->num_entries);
  994. if (srng->cached)
  995. ring_params.flags |= HAL_SRNG_CACHED_DESC;
  996. idle_check = dp_check_umac_reset_in_progress(soc);
  997. srng->hal_srng = hal_srng_setup_idx(hal_soc, ring_type, ring_num,
  998. mac_id, &ring_params, idle_check,
  999. idx);
  1000. if (!srng->hal_srng) {
  1001. dp_srng_free(soc, srng);
  1002. return QDF_STATUS_E_FAILURE;
  1003. }
  1004. return QDF_STATUS_SUCCESS;
  1005. }
  1006. qdf_export_symbol(dp_srng_init_idx);
  1007. static int dp_process_rxdma_dst_ring(struct dp_soc *soc,
  1008. struct dp_intr *int_ctx,
  1009. int mac_for_pdev,
  1010. int total_budget)
  1011. {
  1012. uint32_t target_type;
  1013. target_type = hal_get_target_type(soc->hal_soc);
  1014. if (target_type == TARGET_TYPE_QCN9160)
  1015. return dp_monitor_process(soc, int_ctx,
  1016. mac_for_pdev, total_budget);
  1017. else
  1018. return dp_rxdma_err_process(int_ctx, soc, mac_for_pdev,
  1019. total_budget);
  1020. }
  1021. /**
  1022. * dp_process_lmac_rings() - Process LMAC rings
  1023. * @int_ctx: interrupt context
  1024. * @total_budget: budget of work which can be done
  1025. *
  1026. * Return: work done
  1027. */
  1028. static int dp_process_lmac_rings(struct dp_intr *int_ctx, int total_budget)
  1029. {
  1030. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  1031. struct dp_soc *soc = int_ctx->soc;
  1032. uint32_t remaining_quota = total_budget;
  1033. struct dp_pdev *pdev = NULL;
  1034. uint32_t work_done = 0;
  1035. int budget = total_budget;
  1036. int ring = 0;
  1037. bool rx_refill_lt_disable;
  1038. rx_refill_lt_disable =
  1039. wlan_cfg_get_dp_soc_rxdma_refill_lt_disable(soc->wlan_cfg_ctx);
  1040. /* Process LMAC interrupts */
  1041. for (ring = 0 ; ring < MAX_NUM_LMAC_HW; ring++) {
  1042. int mac_for_pdev = ring;
  1043. pdev = dp_get_pdev_for_lmac_id(soc, mac_for_pdev);
  1044. if (!pdev)
  1045. continue;
  1046. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1047. work_done = dp_monitor_process(soc, int_ctx,
  1048. mac_for_pdev,
  1049. remaining_quota);
  1050. if (work_done)
  1051. intr_stats->num_rx_mon_ring_masks++;
  1052. budget -= work_done;
  1053. if (budget <= 0)
  1054. goto budget_done;
  1055. remaining_quota = budget;
  1056. }
  1057. if (int_ctx->tx_mon_ring_mask & (1 << mac_for_pdev)) {
  1058. work_done = dp_tx_mon_process(soc, int_ctx,
  1059. mac_for_pdev,
  1060. remaining_quota);
  1061. if (work_done)
  1062. intr_stats->num_tx_mon_ring_masks++;
  1063. budget -= work_done;
  1064. if (budget <= 0)
  1065. goto budget_done;
  1066. remaining_quota = budget;
  1067. }
  1068. if (int_ctx->rxdma2host_ring_mask &
  1069. (1 << mac_for_pdev)) {
  1070. work_done = dp_process_rxdma_dst_ring(soc, int_ctx,
  1071. mac_for_pdev,
  1072. remaining_quota);
  1073. if (work_done)
  1074. intr_stats->num_rxdma2host_ring_masks++;
  1075. budget -= work_done;
  1076. if (budget <= 0)
  1077. goto budget_done;
  1078. remaining_quota = budget;
  1079. }
  1080. if (int_ctx->host2rxdma_ring_mask & (1 << mac_for_pdev)) {
  1081. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1082. union dp_rx_desc_list_elem_t *tail = NULL;
  1083. struct dp_srng *rx_refill_buf_ring;
  1084. struct rx_desc_pool *rx_desc_pool;
  1085. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  1086. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  1087. rx_refill_buf_ring =
  1088. &soc->rx_refill_buf_ring[mac_for_pdev];
  1089. else
  1090. rx_refill_buf_ring =
  1091. &soc->rx_refill_buf_ring[pdev->lmac_id];
  1092. intr_stats->num_host2rxdma_ring_masks++;
  1093. if (!rx_refill_lt_disable)
  1094. dp_rx_buffers_lt_replenish_simple(soc,
  1095. mac_for_pdev,
  1096. rx_refill_buf_ring,
  1097. rx_desc_pool,
  1098. 0,
  1099. &desc_list,
  1100. &tail);
  1101. }
  1102. }
  1103. if (int_ctx->host2rxdma_mon_ring_mask)
  1104. dp_rx_mon_buf_refill(int_ctx);
  1105. if (int_ctx->host2txmon_ring_mask)
  1106. dp_tx_mon_buf_refill(int_ctx);
  1107. budget_done:
  1108. return total_budget - budget;
  1109. }
  1110. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  1111. /**
  1112. * dp_service_near_full_srngs() - Bottom half handler to process the near
  1113. * full IRQ on a SRNG
  1114. * @dp_ctx: Datapath SoC handle
  1115. * @dp_budget: Number of SRNGs which can be processed in a single attempt
  1116. * without rescheduling
  1117. * @cpu: cpu id
  1118. *
  1119. * Return: remaining budget/quota for the soc device
  1120. */
  1121. static
  1122. uint32_t dp_service_near_full_srngs(void *dp_ctx, uint32_t dp_budget, int cpu)
  1123. {
  1124. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1125. struct dp_soc *soc = int_ctx->soc;
  1126. /*
  1127. * dp_service_near_full_srngs arch ops should be initialized always
  1128. * if the NEAR FULL IRQ feature is enabled.
  1129. */
  1130. return soc->arch_ops.dp_service_near_full_srngs(soc, int_ctx,
  1131. dp_budget);
  1132. }
  1133. #endif
  1134. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1135. uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget, int cpu)
  1136. {
  1137. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1138. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  1139. struct dp_soc *soc = int_ctx->soc;
  1140. int ring = 0;
  1141. int index;
  1142. uint32_t work_done = 0;
  1143. int budget = dp_budget;
  1144. uint32_t remaining_quota = dp_budget;
  1145. uint8_t tx_mask = 0;
  1146. uint8_t rx_mask = 0;
  1147. uint8_t rx_err_mask = 0;
  1148. uint8_t rx_wbm_rel_mask = 0;
  1149. uint8_t reo_status_mask = 0;
  1150. qdf_atomic_set_bit(cpu, &soc->service_rings_running);
  1151. tx_mask = int_ctx->tx_ring_mask;
  1152. rx_mask = int_ctx->rx_ring_mask;
  1153. rx_err_mask = int_ctx->rx_err_ring_mask;
  1154. rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1155. reo_status_mask = int_ctx->reo_status_ring_mask;
  1156. dp_verbose_debug("tx %x rx %x rx_err %x rx_wbm_rel %x reo_status %x rx_mon_ring %x host2rxdma %x rxdma2host %x\n",
  1157. tx_mask, rx_mask, rx_err_mask, rx_wbm_rel_mask,
  1158. reo_status_mask,
  1159. int_ctx->rx_mon_ring_mask,
  1160. int_ctx->host2rxdma_ring_mask,
  1161. int_ctx->rxdma2host_ring_mask);
  1162. /* Process Tx completion interrupts first to return back buffers */
  1163. for (index = 0; index < soc->num_tx_comp_rings; index++) {
  1164. if (!(1 << wlan_cfg_get_wbm_ring_num_for_index(soc->wlan_cfg_ctx, index) & tx_mask))
  1165. continue;
  1166. work_done = dp_tx_comp_handler(int_ctx,
  1167. soc,
  1168. soc->tx_comp_ring[index].hal_srng,
  1169. index, remaining_quota);
  1170. if (work_done) {
  1171. intr_stats->num_tx_ring_masks[index]++;
  1172. dp_verbose_debug("tx mask 0x%x index %d, budget %d, work_done %d",
  1173. tx_mask, index, budget,
  1174. work_done);
  1175. }
  1176. budget -= work_done;
  1177. if (budget <= 0)
  1178. goto budget_done;
  1179. remaining_quota = budget;
  1180. }
  1181. /* Process REO Exception ring interrupt */
  1182. if (rx_err_mask) {
  1183. work_done = dp_rx_err_process(int_ctx, soc,
  1184. soc->reo_exception_ring.hal_srng,
  1185. remaining_quota);
  1186. if (work_done) {
  1187. intr_stats->num_rx_err_ring_masks++;
  1188. dp_verbose_debug("REO Exception Ring: work_done %d budget %d",
  1189. work_done, budget);
  1190. }
  1191. budget -= work_done;
  1192. if (budget <= 0) {
  1193. goto budget_done;
  1194. }
  1195. remaining_quota = budget;
  1196. }
  1197. /* Process Rx WBM release ring interrupt */
  1198. if (rx_wbm_rel_mask) {
  1199. work_done = dp_rx_wbm_err_process(int_ctx, soc,
  1200. soc->rx_rel_ring.hal_srng,
  1201. remaining_quota);
  1202. if (work_done) {
  1203. intr_stats->num_rx_wbm_rel_ring_masks++;
  1204. dp_verbose_debug("WBM Release Ring: work_done %d budget %d",
  1205. work_done, budget);
  1206. }
  1207. budget -= work_done;
  1208. if (budget <= 0) {
  1209. goto budget_done;
  1210. }
  1211. remaining_quota = budget;
  1212. }
  1213. /* Process Rx interrupts */
  1214. if (rx_mask) {
  1215. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1216. if (!(rx_mask & (1 << ring)))
  1217. continue;
  1218. work_done = soc->arch_ops.dp_rx_process(int_ctx,
  1219. soc->reo_dest_ring[ring].hal_srng,
  1220. ring,
  1221. remaining_quota);
  1222. if (work_done) {
  1223. intr_stats->num_rx_ring_masks[ring]++;
  1224. dp_verbose_debug("rx mask 0x%x ring %d, work_done %d budget %d",
  1225. rx_mask, ring,
  1226. work_done, budget);
  1227. budget -= work_done;
  1228. if (budget <= 0)
  1229. goto budget_done;
  1230. remaining_quota = budget;
  1231. }
  1232. }
  1233. }
  1234. if (reo_status_mask) {
  1235. if (dp_reo_status_ring_handler(int_ctx, soc))
  1236. int_ctx->intr_stats.num_reo_status_ring_masks++;
  1237. }
  1238. if (qdf_unlikely(!dp_monitor_is_vdev_timer_running(soc))) {
  1239. work_done = dp_process_lmac_rings(int_ctx, remaining_quota);
  1240. if (work_done) {
  1241. budget -= work_done;
  1242. if (budget <= 0)
  1243. goto budget_done;
  1244. remaining_quota = budget;
  1245. }
  1246. }
  1247. qdf_lro_flush(int_ctx->lro_ctx);
  1248. intr_stats->num_masks++;
  1249. budget_done:
  1250. qdf_atomic_clear_bit(cpu, &soc->service_rings_running);
  1251. if (soc->notify_fw_callback)
  1252. soc->notify_fw_callback(soc);
  1253. return dp_budget - budget;
  1254. }
  1255. #else /* QCA_HOST_MODE_WIFI_DISABLED */
  1256. uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget, int cpu)
  1257. {
  1258. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1259. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  1260. struct dp_soc *soc = int_ctx->soc;
  1261. uint32_t remaining_quota = dp_budget;
  1262. uint32_t work_done = 0;
  1263. int budget = dp_budget;
  1264. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1265. if (reo_status_mask) {
  1266. if (dp_reo_status_ring_handler(int_ctx, soc))
  1267. int_ctx->intr_stats.num_reo_status_ring_masks++;
  1268. }
  1269. if (qdf_unlikely(!dp_monitor_is_vdev_timer_running(soc))) {
  1270. work_done = dp_process_lmac_rings(int_ctx, remaining_quota);
  1271. if (work_done) {
  1272. budget -= work_done;
  1273. if (budget <= 0)
  1274. goto budget_done;
  1275. remaining_quota = budget;
  1276. }
  1277. }
  1278. qdf_lro_flush(int_ctx->lro_ctx);
  1279. intr_stats->num_masks++;
  1280. budget_done:
  1281. return dp_budget - budget;
  1282. }
  1283. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1284. #ifdef WLAN_FEATURE_DP_EVENT_HISTORY
  1285. static inline bool dp_is_mon_mask_valid(struct dp_soc *soc,
  1286. struct dp_intr *intr_ctx)
  1287. {
  1288. if (intr_ctx->rx_mon_ring_mask)
  1289. return true;
  1290. return false;
  1291. }
  1292. #else
  1293. static inline bool dp_is_mon_mask_valid(struct dp_soc *soc,
  1294. struct dp_intr *intr_ctx)
  1295. {
  1296. return false;
  1297. }
  1298. #endif
  1299. QDF_STATUS dp_soc_attach_poll(struct cdp_soc_t *txrx_soc)
  1300. {
  1301. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1302. int i;
  1303. int lmac_id = 0;
  1304. qdf_mem_set(&soc->mon_intr_id_lmac_map,
  1305. sizeof(soc->mon_intr_id_lmac_map), DP_MON_INVALID_LMAC_ID);
  1306. soc->intr_mode = DP_INTR_POLL;
  1307. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1308. soc->intr_ctx[i].dp_intr_id = i;
  1309. soc->intr_ctx[i].tx_ring_mask =
  1310. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1311. soc->intr_ctx[i].rx_ring_mask =
  1312. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1313. soc->intr_ctx[i].rx_mon_ring_mask =
  1314. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1315. soc->intr_ctx[i].rx_err_ring_mask =
  1316. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1317. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1318. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1319. soc->intr_ctx[i].reo_status_ring_mask =
  1320. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1321. soc->intr_ctx[i].rxdma2host_ring_mask =
  1322. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1323. soc->intr_ctx[i].soc = soc;
  1324. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1325. if (dp_is_mon_mask_valid(soc, &soc->intr_ctx[i])) {
  1326. hif_event_history_init(soc->hif_handle, i);
  1327. soc->mon_intr_id_lmac_map[lmac_id] = i;
  1328. lmac_id++;
  1329. }
  1330. }
  1331. qdf_timer_init(soc->osdev, &soc->int_timer,
  1332. dp_interrupt_timer, (void *)soc,
  1333. QDF_TIMER_TYPE_WAKE_APPS);
  1334. return QDF_STATUS_SUCCESS;
  1335. }
  1336. void dp_soc_set_interrupt_mode(struct dp_soc *soc)
  1337. {
  1338. uint32_t msi_base_data, msi_vector_start;
  1339. int msi_vector_count, ret;
  1340. soc->intr_mode = DP_INTR_INTEGRATED;
  1341. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1342. (dp_is_monitor_mode_using_poll(soc) &&
  1343. soc->cdp_soc.ol_ops->get_con_mode &&
  1344. soc->cdp_soc.ol_ops->get_con_mode() == QDF_GLOBAL_MONITOR_MODE)) {
  1345. soc->intr_mode = DP_INTR_POLL;
  1346. } else {
  1347. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1348. &msi_vector_count,
  1349. &msi_base_data,
  1350. &msi_vector_start);
  1351. if (ret)
  1352. return;
  1353. soc->intr_mode = DP_INTR_MSI;
  1354. }
  1355. }
  1356. #ifdef QCA_SUPPORT_LEGACY_INTERRUPTS
  1357. /**
  1358. * dp_soc_interrupt_map_calculate_wifi3_pci_legacy() -
  1359. * Calculate interrupt map for legacy interrupts
  1360. * @soc: DP soc handle
  1361. * @intr_ctx_num: Interrupt context number
  1362. * @irq_id_map: IRQ map
  1363. * @num_irq_r: Number of interrupts assigned for this context
  1364. *
  1365. * Return: void
  1366. */
  1367. static void dp_soc_interrupt_map_calculate_wifi3_pci_legacy(struct dp_soc *soc,
  1368. int intr_ctx_num,
  1369. int *irq_id_map,
  1370. int *num_irq_r)
  1371. {
  1372. int j;
  1373. int num_irq = 0;
  1374. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1375. soc->wlan_cfg_ctx, intr_ctx_num);
  1376. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1377. soc->wlan_cfg_ctx, intr_ctx_num);
  1378. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1379. soc->wlan_cfg_ctx, intr_ctx_num);
  1380. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1381. soc->wlan_cfg_ctx, intr_ctx_num);
  1382. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1383. soc->wlan_cfg_ctx, intr_ctx_num);
  1384. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1385. soc->wlan_cfg_ctx, intr_ctx_num);
  1386. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1387. soc->wlan_cfg_ctx, intr_ctx_num);
  1388. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1389. soc->wlan_cfg_ctx, intr_ctx_num);
  1390. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  1391. soc->wlan_cfg_ctx, intr_ctx_num);
  1392. int host2txmon_ring_mask = wlan_cfg_get_host2txmon_ring_mask(
  1393. soc->wlan_cfg_ctx, intr_ctx_num);
  1394. int txmon2host_mon_ring_mask = wlan_cfg_get_tx_mon_ring_mask(
  1395. soc->wlan_cfg_ctx, intr_ctx_num);
  1396. soc->intr_mode = DP_INTR_LEGACY_VIRTUAL_IRQ;
  1397. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1398. if (tx_mask & (1 << j))
  1399. irq_id_map[num_irq++] = (wbm2sw0_release - j);
  1400. if (rx_mask & (1 << j))
  1401. irq_id_map[num_irq++] = (reo2sw1_intr - j);
  1402. if (rx_mon_mask & (1 << j))
  1403. irq_id_map[num_irq++] = (rxmon2sw_p0_dest0 - j);
  1404. if (rx_err_ring_mask & (1 << j))
  1405. irq_id_map[num_irq++] = (reo2sw0_intr - j);
  1406. if (rx_wbm_rel_ring_mask & (1 << j))
  1407. irq_id_map[num_irq++] = (wbm2sw5_release - j);
  1408. if (reo_status_ring_mask & (1 << j))
  1409. irq_id_map[num_irq++] = (reo_status - j);
  1410. if (rxdma2host_ring_mask & (1 << j))
  1411. irq_id_map[num_irq++] = (rxdma2sw_dst_ring0 - j);
  1412. if (host2rxdma_ring_mask & (1 << j))
  1413. irq_id_map[num_irq++] = (sw2rxdma_0 - j);
  1414. if (host2rxdma_mon_ring_mask & (1 << j))
  1415. irq_id_map[num_irq++] = (sw2rxmon_src_ring - j);
  1416. if (host2txmon_ring_mask & (1 << j))
  1417. irq_id_map[num_irq++] = sw2txmon_src_ring;
  1418. if (txmon2host_mon_ring_mask & (1 << j))
  1419. irq_id_map[num_irq++] = (txmon2sw_p0_dest0 - j);
  1420. }
  1421. *num_irq_r = num_irq;
  1422. }
  1423. #else
  1424. static void dp_soc_interrupt_map_calculate_wifi3_pci_legacy(struct dp_soc *soc,
  1425. int intr_ctx_num,
  1426. int *irq_id_map,
  1427. int *num_irq_r)
  1428. {
  1429. }
  1430. #endif
  1431. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1432. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1433. {
  1434. int j;
  1435. int num_irq = 0;
  1436. int tx_mask =
  1437. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1438. int rx_mask =
  1439. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1440. int rx_mon_mask =
  1441. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1442. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1443. soc->wlan_cfg_ctx, intr_ctx_num);
  1444. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1445. soc->wlan_cfg_ctx, intr_ctx_num);
  1446. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1447. soc->wlan_cfg_ctx, intr_ctx_num);
  1448. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1449. soc->wlan_cfg_ctx, intr_ctx_num);
  1450. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1451. soc->wlan_cfg_ctx, intr_ctx_num);
  1452. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  1453. soc->wlan_cfg_ctx, intr_ctx_num);
  1454. int host2txmon_ring_mask = wlan_cfg_get_host2txmon_ring_mask(
  1455. soc->wlan_cfg_ctx, intr_ctx_num);
  1456. int txmon2host_mon_ring_mask = wlan_cfg_get_tx_mon_ring_mask(
  1457. soc->wlan_cfg_ctx, intr_ctx_num);
  1458. soc->intr_mode = DP_INTR_INTEGRATED;
  1459. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1460. if (tx_mask & (1 << j)) {
  1461. irq_id_map[num_irq++] =
  1462. (wbm2host_tx_completions_ring1 - j);
  1463. }
  1464. if (rx_mask & (1 << j)) {
  1465. irq_id_map[num_irq++] =
  1466. (reo2host_destination_ring1 - j);
  1467. }
  1468. if (rxdma2host_ring_mask & (1 << j)) {
  1469. irq_id_map[num_irq++] =
  1470. rxdma2host_destination_ring_mac1 - j;
  1471. }
  1472. if (host2rxdma_ring_mask & (1 << j)) {
  1473. irq_id_map[num_irq++] =
  1474. host2rxdma_host_buf_ring_mac1 - j;
  1475. }
  1476. if (host2rxdma_mon_ring_mask & (1 << j)) {
  1477. irq_id_map[num_irq++] =
  1478. host2rxdma_monitor_ring1 - j;
  1479. }
  1480. if (rx_mon_mask & (1 << j)) {
  1481. irq_id_map[num_irq++] =
  1482. ppdu_end_interrupts_mac1 - j;
  1483. irq_id_map[num_irq++] =
  1484. rxdma2host_monitor_status_ring_mac1 - j;
  1485. irq_id_map[num_irq++] =
  1486. rxdma2host_monitor_destination_mac1 - j;
  1487. }
  1488. if (rx_wbm_rel_ring_mask & (1 << j))
  1489. irq_id_map[num_irq++] = wbm2host_rx_release;
  1490. if (rx_err_ring_mask & (1 << j))
  1491. irq_id_map[num_irq++] = reo2host_exception;
  1492. if (reo_status_ring_mask & (1 << j))
  1493. irq_id_map[num_irq++] = reo2host_status;
  1494. if (host2txmon_ring_mask & (1 << j))
  1495. irq_id_map[num_irq++] = host2tx_monitor_ring1;
  1496. if (txmon2host_mon_ring_mask & (1 << j)) {
  1497. irq_id_map[num_irq++] =
  1498. (txmon2host_monitor_destination_mac1 - j);
  1499. }
  1500. }
  1501. *num_irq_r = num_irq;
  1502. }
  1503. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1504. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1505. int msi_vector_count, int msi_vector_start)
  1506. {
  1507. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1508. soc->wlan_cfg_ctx, intr_ctx_num);
  1509. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1510. soc->wlan_cfg_ctx, intr_ctx_num);
  1511. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1512. soc->wlan_cfg_ctx, intr_ctx_num);
  1513. int tx_mon_mask = wlan_cfg_get_tx_mon_ring_mask(
  1514. soc->wlan_cfg_ctx, intr_ctx_num);
  1515. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1516. soc->wlan_cfg_ctx, intr_ctx_num);
  1517. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1518. soc->wlan_cfg_ctx, intr_ctx_num);
  1519. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1520. soc->wlan_cfg_ctx, intr_ctx_num);
  1521. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1522. soc->wlan_cfg_ctx, intr_ctx_num);
  1523. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1524. soc->wlan_cfg_ctx, intr_ctx_num);
  1525. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  1526. soc->wlan_cfg_ctx, intr_ctx_num);
  1527. int rx_near_full_grp_1_mask =
  1528. wlan_cfg_get_rx_near_full_grp_1_mask(soc->wlan_cfg_ctx,
  1529. intr_ctx_num);
  1530. int rx_near_full_grp_2_mask =
  1531. wlan_cfg_get_rx_near_full_grp_2_mask(soc->wlan_cfg_ctx,
  1532. intr_ctx_num);
  1533. int tx_ring_near_full_mask =
  1534. wlan_cfg_get_tx_ring_near_full_mask(soc->wlan_cfg_ctx,
  1535. intr_ctx_num);
  1536. int host2txmon_ring_mask =
  1537. wlan_cfg_get_host2txmon_ring_mask(soc->wlan_cfg_ctx,
  1538. intr_ctx_num);
  1539. unsigned int vector =
  1540. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1541. int num_irq = 0;
  1542. soc->intr_mode = DP_INTR_MSI;
  1543. if (tx_mask | rx_mask | rx_mon_mask | tx_mon_mask | rx_err_ring_mask |
  1544. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask |
  1545. host2rxdma_ring_mask | host2rxdma_mon_ring_mask |
  1546. rx_near_full_grp_1_mask | rx_near_full_grp_2_mask |
  1547. tx_ring_near_full_mask | host2txmon_ring_mask)
  1548. irq_id_map[num_irq++] =
  1549. pld_get_msi_irq(soc->osdev->dev, vector);
  1550. *num_irq_r = num_irq;
  1551. }
  1552. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1553. int *irq_id_map, int *num_irq)
  1554. {
  1555. int msi_vector_count, ret;
  1556. uint32_t msi_base_data, msi_vector_start;
  1557. if (pld_get_enable_intx(soc->osdev->dev)) {
  1558. return dp_soc_interrupt_map_calculate_wifi3_pci_legacy(soc,
  1559. intr_ctx_num, irq_id_map, num_irq);
  1560. }
  1561. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1562. &msi_vector_count,
  1563. &msi_base_data,
  1564. &msi_vector_start);
  1565. if (ret)
  1566. return dp_soc_interrupt_map_calculate_integrated(soc,
  1567. intr_ctx_num, irq_id_map, num_irq);
  1568. else
  1569. dp_soc_interrupt_map_calculate_msi(soc,
  1570. intr_ctx_num, irq_id_map, num_irq,
  1571. msi_vector_count, msi_vector_start);
  1572. }
  1573. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  1574. /**
  1575. * dp_soc_near_full_interrupt_attach() - Register handler for DP near fill irq
  1576. * @soc: DP soc handle
  1577. * @num_irq: IRQ number
  1578. * @irq_id_map: IRQ map
  1579. * @intr_id: interrupt context ID
  1580. *
  1581. * Return: 0 for success. nonzero for failure.
  1582. */
  1583. static inline int
  1584. dp_soc_near_full_interrupt_attach(struct dp_soc *soc, int num_irq,
  1585. int irq_id_map[], int intr_id)
  1586. {
  1587. return hif_register_ext_group(soc->hif_handle,
  1588. num_irq, irq_id_map,
  1589. dp_service_near_full_srngs,
  1590. &soc->intr_ctx[intr_id], "dp_nf_intr",
  1591. HIF_EXEC_NAPI_TYPE,
  1592. QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1593. }
  1594. #else
  1595. static inline int
  1596. dp_soc_near_full_interrupt_attach(struct dp_soc *soc, int num_irq,
  1597. int *irq_id_map, int intr_id)
  1598. {
  1599. return 0;
  1600. }
  1601. #endif
  1602. #ifdef DP_CON_MON_MSI_SKIP_SET
  1603. static inline bool dp_skip_rx_mon_ring_mask_set(struct dp_soc *soc)
  1604. {
  1605. return !!(soc->cdp_soc.ol_ops->get_con_mode() !=
  1606. QDF_GLOBAL_MONITOR_MODE);
  1607. }
  1608. #else
  1609. static inline bool dp_skip_rx_mon_ring_mask_set(struct dp_soc *soc)
  1610. {
  1611. return false;
  1612. }
  1613. #endif
  1614. void dp_soc_interrupt_detach(struct cdp_soc_t *txrx_soc)
  1615. {
  1616. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1617. int i;
  1618. if (soc->intr_mode == DP_INTR_POLL) {
  1619. qdf_timer_free(&soc->int_timer);
  1620. } else {
  1621. hif_deconfigure_ext_group_interrupts(soc->hif_handle);
  1622. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1623. hif_deregister_exec_group(soc->hif_handle, "dp_nf_intr");
  1624. }
  1625. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1626. soc->intr_ctx[i].tx_ring_mask = 0;
  1627. soc->intr_ctx[i].rx_ring_mask = 0;
  1628. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1629. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1630. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1631. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1632. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1633. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1634. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  1635. soc->intr_ctx[i].rx_near_full_grp_1_mask = 0;
  1636. soc->intr_ctx[i].rx_near_full_grp_2_mask = 0;
  1637. soc->intr_ctx[i].tx_ring_near_full_mask = 0;
  1638. soc->intr_ctx[i].tx_mon_ring_mask = 0;
  1639. soc->intr_ctx[i].host2txmon_ring_mask = 0;
  1640. soc->intr_ctx[i].umac_reset_intr_mask = 0;
  1641. hif_event_history_deinit(soc->hif_handle, i);
  1642. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1643. }
  1644. qdf_mem_set(&soc->mon_intr_id_lmac_map,
  1645. sizeof(soc->mon_intr_id_lmac_map),
  1646. DP_MON_INVALID_LMAC_ID);
  1647. }
  1648. QDF_STATUS dp_soc_interrupt_attach(struct cdp_soc_t *txrx_soc)
  1649. {
  1650. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1651. int i = 0;
  1652. int num_irq = 0;
  1653. int rx_err_ring_intr_ctxt_id = HIF_MAX_GROUP;
  1654. int lmac_id = 0;
  1655. int napi_scale;
  1656. qdf_mem_set(&soc->mon_intr_id_lmac_map,
  1657. sizeof(soc->mon_intr_id_lmac_map), DP_MON_INVALID_LMAC_ID);
  1658. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1659. int ret = 0;
  1660. /* Map of IRQ ids registered with one interrupt context */
  1661. int irq_id_map[HIF_MAX_GRP_IRQ];
  1662. int tx_mask =
  1663. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1664. int rx_mask =
  1665. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1666. int rx_mon_mask =
  1667. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1668. int tx_mon_ring_mask =
  1669. wlan_cfg_get_tx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1670. int rx_err_ring_mask =
  1671. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1672. int rx_wbm_rel_ring_mask =
  1673. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1674. int reo_status_ring_mask =
  1675. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1676. int rxdma2host_ring_mask =
  1677. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1678. int host2rxdma_ring_mask =
  1679. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1680. int host2rxdma_mon_ring_mask =
  1681. wlan_cfg_get_host2rxdma_mon_ring_mask(
  1682. soc->wlan_cfg_ctx, i);
  1683. int rx_near_full_grp_1_mask =
  1684. wlan_cfg_get_rx_near_full_grp_1_mask(soc->wlan_cfg_ctx,
  1685. i);
  1686. int rx_near_full_grp_2_mask =
  1687. wlan_cfg_get_rx_near_full_grp_2_mask(soc->wlan_cfg_ctx,
  1688. i);
  1689. int tx_ring_near_full_mask =
  1690. wlan_cfg_get_tx_ring_near_full_mask(soc->wlan_cfg_ctx,
  1691. i);
  1692. int host2txmon_ring_mask =
  1693. wlan_cfg_get_host2txmon_ring_mask(soc->wlan_cfg_ctx, i);
  1694. int umac_reset_intr_mask =
  1695. wlan_cfg_get_umac_reset_intr_mask(soc->wlan_cfg_ctx, i);
  1696. if (dp_skip_rx_mon_ring_mask_set(soc))
  1697. rx_mon_mask = 0;
  1698. soc->intr_ctx[i].dp_intr_id = i;
  1699. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1700. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1701. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1702. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1703. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1704. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1705. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1706. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1707. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  1708. host2rxdma_mon_ring_mask;
  1709. soc->intr_ctx[i].rx_near_full_grp_1_mask =
  1710. rx_near_full_grp_1_mask;
  1711. soc->intr_ctx[i].rx_near_full_grp_2_mask =
  1712. rx_near_full_grp_2_mask;
  1713. soc->intr_ctx[i].tx_ring_near_full_mask =
  1714. tx_ring_near_full_mask;
  1715. soc->intr_ctx[i].tx_mon_ring_mask = tx_mon_ring_mask;
  1716. soc->intr_ctx[i].host2txmon_ring_mask = host2txmon_ring_mask;
  1717. soc->intr_ctx[i].umac_reset_intr_mask = umac_reset_intr_mask;
  1718. soc->intr_ctx[i].soc = soc;
  1719. num_irq = 0;
  1720. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1721. &num_irq);
  1722. if (rx_near_full_grp_1_mask | rx_near_full_grp_2_mask |
  1723. tx_ring_near_full_mask) {
  1724. dp_soc_near_full_interrupt_attach(soc, num_irq,
  1725. irq_id_map, i);
  1726. } else {
  1727. napi_scale = wlan_cfg_get_napi_scale_factor(
  1728. soc->wlan_cfg_ctx);
  1729. if (!napi_scale)
  1730. napi_scale = QCA_NAPI_DEF_SCALE_BIN_SHIFT;
  1731. ret = hif_register_ext_group(soc->hif_handle,
  1732. num_irq, irq_id_map, dp_service_srngs,
  1733. &soc->intr_ctx[i], "dp_intr",
  1734. HIF_EXEC_NAPI_TYPE, napi_scale);
  1735. }
  1736. dp_debug(" int ctx %u num_irq %u irq_id_map %u %u",
  1737. i, num_irq, irq_id_map[0], irq_id_map[1]);
  1738. if (ret) {
  1739. dp_init_err("%pK: failed, ret = %d", soc, ret);
  1740. dp_soc_interrupt_detach(txrx_soc);
  1741. return QDF_STATUS_E_FAILURE;
  1742. }
  1743. hif_event_history_init(soc->hif_handle, i);
  1744. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1745. if (rx_err_ring_mask)
  1746. rx_err_ring_intr_ctxt_id = i;
  1747. if (dp_is_mon_mask_valid(soc, &soc->intr_ctx[i])) {
  1748. soc->mon_intr_id_lmac_map[lmac_id] = i;
  1749. lmac_id++;
  1750. }
  1751. }
  1752. hif_configure_ext_group_interrupts(soc->hif_handle);
  1753. if (rx_err_ring_intr_ctxt_id != HIF_MAX_GROUP)
  1754. hif_config_irq_clear_cpu_affinity(soc->hif_handle,
  1755. rx_err_ring_intr_ctxt_id, 0);
  1756. return QDF_STATUS_SUCCESS;
  1757. }
  1758. #define AVG_MAX_MPDUS_PER_TID 128
  1759. #define AVG_TIDS_PER_CLIENT 2
  1760. #define AVG_FLOWS_PER_TID 2
  1761. #define AVG_MSDUS_PER_FLOW 128
  1762. #define AVG_MSDUS_PER_MPDU 4
  1763. void dp_hw_link_desc_pool_banks_free(struct dp_soc *soc, uint32_t mac_id)
  1764. {
  1765. struct qdf_mem_multi_page_t *pages;
  1766. if (mac_id != WLAN_INVALID_PDEV_ID) {
  1767. pages = dp_monitor_get_link_desc_pages(soc, mac_id);
  1768. } else {
  1769. pages = &soc->link_desc_pages;
  1770. }
  1771. if (!pages) {
  1772. dp_err("can not get link desc pages");
  1773. QDF_ASSERT(0);
  1774. return;
  1775. }
  1776. if (pages->dma_pages) {
  1777. wlan_minidump_remove((void *)
  1778. pages->dma_pages->page_v_addr_start,
  1779. pages->num_pages * pages->page_size,
  1780. soc->ctrl_psoc,
  1781. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  1782. "hw_link_desc_bank");
  1783. dp_desc_multi_pages_mem_free(soc, DP_HW_LINK_DESC_TYPE,
  1784. pages, 0, false);
  1785. }
  1786. }
  1787. qdf_export_symbol(dp_hw_link_desc_pool_banks_free);
  1788. QDF_STATUS dp_hw_link_desc_pool_banks_alloc(struct dp_soc *soc, uint32_t mac_id)
  1789. {
  1790. hal_soc_handle_t hal_soc = soc->hal_soc;
  1791. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1792. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1793. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1794. uint32_t num_mpdus_per_link_desc = hal_num_mpdus_per_link_desc(hal_soc);
  1795. uint32_t num_msdus_per_link_desc = hal_num_msdus_per_link_desc(hal_soc);
  1796. uint32_t num_mpdu_links_per_queue_desc =
  1797. hal_num_mpdu_links_per_queue_desc(hal_soc);
  1798. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1799. uint32_t *total_link_descs, total_mem_size;
  1800. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1801. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1802. uint32_t num_entries;
  1803. struct qdf_mem_multi_page_t *pages;
  1804. struct dp_srng *dp_srng;
  1805. uint8_t minidump_str[MINIDUMP_STR_SIZE];
  1806. /* Only Tx queue descriptors are allocated from common link descriptor
  1807. * pool Rx queue descriptors are not included in this because (REO queue
  1808. * extension descriptors) they are expected to be allocated contiguously
  1809. * with REO queue descriptors
  1810. */
  1811. if (mac_id != WLAN_INVALID_PDEV_ID) {
  1812. pages = dp_monitor_get_link_desc_pages(soc, mac_id);
  1813. /* dp_monitor_get_link_desc_pages returns NULL only
  1814. * if monitor SOC is NULL
  1815. */
  1816. if (!pages) {
  1817. dp_err("can not get link desc pages");
  1818. QDF_ASSERT(0);
  1819. return QDF_STATUS_E_FAULT;
  1820. }
  1821. dp_srng = &soc->rxdma_mon_desc_ring[mac_id];
  1822. num_entries = dp_srng->alloc_size /
  1823. hal_srng_get_entrysize(soc->hal_soc,
  1824. RXDMA_MONITOR_DESC);
  1825. total_link_descs = dp_monitor_get_total_link_descs(soc, mac_id);
  1826. qdf_str_lcopy(minidump_str, "mon_link_desc_bank",
  1827. MINIDUMP_STR_SIZE);
  1828. } else {
  1829. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1830. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1831. num_mpdu_queue_descs = num_mpdu_link_descs /
  1832. num_mpdu_links_per_queue_desc;
  1833. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1834. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1835. num_msdus_per_link_desc;
  1836. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1837. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1838. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1839. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1840. pages = &soc->link_desc_pages;
  1841. total_link_descs = &soc->total_link_descs;
  1842. qdf_str_lcopy(minidump_str, "link_desc_bank",
  1843. MINIDUMP_STR_SIZE);
  1844. }
  1845. /* If link descriptor banks are allocated, return from here */
  1846. if (pages->num_pages)
  1847. return QDF_STATUS_SUCCESS;
  1848. /* Round up to power of 2 */
  1849. *total_link_descs = 1;
  1850. while (*total_link_descs < num_entries)
  1851. *total_link_descs <<= 1;
  1852. dp_init_info("%pK: total_link_descs: %u, link_desc_size: %d",
  1853. soc, *total_link_descs, link_desc_size);
  1854. total_mem_size = *total_link_descs * link_desc_size;
  1855. total_mem_size += link_desc_align;
  1856. dp_init_info("%pK: total_mem_size: %d",
  1857. soc, total_mem_size);
  1858. dp_set_max_page_size(pages, max_alloc_size);
  1859. dp_desc_multi_pages_mem_alloc(soc, DP_HW_LINK_DESC_TYPE,
  1860. pages,
  1861. link_desc_size,
  1862. *total_link_descs,
  1863. 0, false);
  1864. if (!pages->num_pages) {
  1865. dp_err("Multi page alloc fail for hw link desc pool");
  1866. return QDF_STATUS_E_FAULT;
  1867. }
  1868. wlan_minidump_log(pages->dma_pages->page_v_addr_start,
  1869. pages->num_pages * pages->page_size,
  1870. soc->ctrl_psoc,
  1871. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  1872. "hw_link_desc_bank");
  1873. return QDF_STATUS_SUCCESS;
  1874. }
  1875. void dp_hw_link_desc_ring_free(struct dp_soc *soc)
  1876. {
  1877. uint32_t i;
  1878. uint32_t size = soc->wbm_idle_scatter_buf_size;
  1879. void *vaddr = soc->wbm_idle_link_ring.base_vaddr_unaligned;
  1880. qdf_dma_addr_t paddr;
  1881. if (soc->wbm_idle_scatter_buf_base_vaddr[0]) {
  1882. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1883. vaddr = soc->wbm_idle_scatter_buf_base_vaddr[i];
  1884. paddr = soc->wbm_idle_scatter_buf_base_paddr[i];
  1885. if (vaddr) {
  1886. qdf_mem_free_consistent(soc->osdev,
  1887. soc->osdev->dev,
  1888. size,
  1889. vaddr,
  1890. paddr,
  1891. 0);
  1892. vaddr = NULL;
  1893. }
  1894. }
  1895. } else {
  1896. wlan_minidump_remove(soc->wbm_idle_link_ring.base_vaddr_unaligned,
  1897. soc->wbm_idle_link_ring.alloc_size,
  1898. soc->ctrl_psoc,
  1899. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  1900. "wbm_idle_link_ring");
  1901. dp_srng_free(soc, &soc->wbm_idle_link_ring);
  1902. }
  1903. }
  1904. QDF_STATUS dp_hw_link_desc_ring_alloc(struct dp_soc *soc)
  1905. {
  1906. uint32_t entry_size, i;
  1907. uint32_t total_mem_size;
  1908. qdf_dma_addr_t *baseaddr = NULL;
  1909. struct dp_srng *dp_srng;
  1910. uint32_t ring_type;
  1911. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1912. uint32_t tlds;
  1913. ring_type = WBM_IDLE_LINK;
  1914. dp_srng = &soc->wbm_idle_link_ring;
  1915. tlds = soc->total_link_descs;
  1916. entry_size = hal_srng_get_entrysize(soc->hal_soc, ring_type);
  1917. total_mem_size = entry_size * tlds;
  1918. if (total_mem_size <= max_alloc_size) {
  1919. if (dp_srng_alloc(soc, dp_srng, ring_type, tlds, 0)) {
  1920. dp_init_err("%pK: Link desc idle ring setup failed",
  1921. soc);
  1922. goto fail;
  1923. }
  1924. wlan_minidump_log(soc->wbm_idle_link_ring.base_vaddr_unaligned,
  1925. soc->wbm_idle_link_ring.alloc_size,
  1926. soc->ctrl_psoc,
  1927. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  1928. "wbm_idle_link_ring");
  1929. } else {
  1930. uint32_t num_scatter_bufs;
  1931. uint32_t buf_size = 0;
  1932. soc->wbm_idle_scatter_buf_size =
  1933. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1934. hal_idle_scatter_buf_num_entries(
  1935. soc->hal_soc,
  1936. soc->wbm_idle_scatter_buf_size);
  1937. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1938. soc->hal_soc, total_mem_size,
  1939. soc->wbm_idle_scatter_buf_size);
  1940. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1941. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1942. FL("scatter bufs size out of bounds"));
  1943. goto fail;
  1944. }
  1945. for (i = 0; i < num_scatter_bufs; i++) {
  1946. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  1947. buf_size = soc->wbm_idle_scatter_buf_size;
  1948. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1949. qdf_mem_alloc_consistent(soc->osdev,
  1950. soc->osdev->dev,
  1951. buf_size,
  1952. baseaddr);
  1953. if (!soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1954. QDF_TRACE(QDF_MODULE_ID_DP,
  1955. QDF_TRACE_LEVEL_ERROR,
  1956. FL("Scatter lst memory alloc fail"));
  1957. goto fail;
  1958. }
  1959. }
  1960. soc->num_scatter_bufs = num_scatter_bufs;
  1961. }
  1962. return QDF_STATUS_SUCCESS;
  1963. fail:
  1964. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1965. void *vaddr = soc->wbm_idle_scatter_buf_base_vaddr[i];
  1966. qdf_dma_addr_t paddr = soc->wbm_idle_scatter_buf_base_paddr[i];
  1967. if (vaddr) {
  1968. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1969. soc->wbm_idle_scatter_buf_size,
  1970. vaddr,
  1971. paddr, 0);
  1972. vaddr = NULL;
  1973. }
  1974. }
  1975. return QDF_STATUS_E_NOMEM;
  1976. }
  1977. qdf_export_symbol(dp_hw_link_desc_pool_banks_alloc);
  1978. QDF_STATUS dp_hw_link_desc_ring_init(struct dp_soc *soc)
  1979. {
  1980. struct dp_srng *dp_srng = &soc->wbm_idle_link_ring;
  1981. if (dp_srng->base_vaddr_unaligned) {
  1982. if (dp_srng_init(soc, dp_srng, WBM_IDLE_LINK, 0, 0))
  1983. return QDF_STATUS_E_FAILURE;
  1984. }
  1985. return QDF_STATUS_SUCCESS;
  1986. }
  1987. void dp_hw_link_desc_ring_deinit(struct dp_soc *soc)
  1988. {
  1989. dp_srng_deinit(soc, &soc->wbm_idle_link_ring, WBM_IDLE_LINK, 0);
  1990. }
  1991. void dp_link_desc_ring_replenish(struct dp_soc *soc, uint32_t mac_id)
  1992. {
  1993. uint32_t cookie = 0;
  1994. uint32_t page_idx = 0;
  1995. struct qdf_mem_multi_page_t *pages;
  1996. struct qdf_mem_dma_page_t *dma_pages;
  1997. uint32_t offset = 0;
  1998. uint32_t count = 0;
  1999. uint32_t desc_id = 0;
  2000. void *desc_srng;
  2001. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  2002. uint32_t *total_link_descs_addr;
  2003. uint32_t total_link_descs;
  2004. uint32_t scatter_buf_num;
  2005. uint32_t num_entries_per_buf = 0;
  2006. uint32_t rem_entries;
  2007. uint32_t num_descs_per_page;
  2008. uint32_t num_scatter_bufs = 0;
  2009. uint8_t *scatter_buf_ptr;
  2010. void *desc;
  2011. num_scatter_bufs = soc->num_scatter_bufs;
  2012. if (mac_id == WLAN_INVALID_PDEV_ID) {
  2013. pages = &soc->link_desc_pages;
  2014. total_link_descs = soc->total_link_descs;
  2015. desc_srng = soc->wbm_idle_link_ring.hal_srng;
  2016. } else {
  2017. pages = dp_monitor_get_link_desc_pages(soc, mac_id);
  2018. /* dp_monitor_get_link_desc_pages returns NULL only
  2019. * if monitor SOC is NULL
  2020. */
  2021. if (!pages) {
  2022. dp_err("can not get link desc pages");
  2023. QDF_ASSERT(0);
  2024. return;
  2025. }
  2026. total_link_descs_addr =
  2027. dp_monitor_get_total_link_descs(soc, mac_id);
  2028. total_link_descs = *total_link_descs_addr;
  2029. desc_srng = soc->rxdma_mon_desc_ring[mac_id].hal_srng;
  2030. }
  2031. dma_pages = pages->dma_pages;
  2032. do {
  2033. qdf_mem_zero(dma_pages[page_idx].page_v_addr_start,
  2034. pages->page_size);
  2035. page_idx++;
  2036. } while (page_idx < pages->num_pages);
  2037. if (desc_srng) {
  2038. hal_srng_access_start_unlocked(soc->hal_soc, desc_srng);
  2039. page_idx = 0;
  2040. count = 0;
  2041. offset = 0;
  2042. pages = &soc->link_desc_pages;
  2043. while ((desc = hal_srng_src_get_next(soc->hal_soc,
  2044. desc_srng)) &&
  2045. (count < total_link_descs)) {
  2046. page_idx = count / pages->num_element_per_page;
  2047. if (desc_id == pages->num_element_per_page)
  2048. desc_id = 0;
  2049. offset = count % pages->num_element_per_page;
  2050. cookie = LINK_DESC_COOKIE(desc_id, page_idx,
  2051. soc->link_desc_id_start);
  2052. hal_set_link_desc_addr(soc->hal_soc, desc, cookie,
  2053. dma_pages[page_idx].page_p_addr
  2054. + (offset * link_desc_size),
  2055. soc->idle_link_bm_id);
  2056. count++;
  2057. desc_id++;
  2058. }
  2059. hal_srng_access_end_unlocked(soc->hal_soc, desc_srng);
  2060. } else {
  2061. /* Populate idle list scatter buffers with link descriptor
  2062. * pointers
  2063. */
  2064. scatter_buf_num = 0;
  2065. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  2066. soc->hal_soc,
  2067. soc->wbm_idle_scatter_buf_size);
  2068. scatter_buf_ptr = (uint8_t *)(
  2069. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  2070. rem_entries = num_entries_per_buf;
  2071. pages = &soc->link_desc_pages;
  2072. page_idx = 0; count = 0;
  2073. offset = 0;
  2074. num_descs_per_page = pages->num_element_per_page;
  2075. while (count < total_link_descs) {
  2076. page_idx = count / num_descs_per_page;
  2077. offset = count % num_descs_per_page;
  2078. if (desc_id == pages->num_element_per_page)
  2079. desc_id = 0;
  2080. cookie = LINK_DESC_COOKIE(desc_id, page_idx,
  2081. soc->link_desc_id_start);
  2082. hal_set_link_desc_addr(soc->hal_soc,
  2083. (void *)scatter_buf_ptr,
  2084. cookie,
  2085. dma_pages[page_idx].page_p_addr +
  2086. (offset * link_desc_size),
  2087. soc->idle_link_bm_id);
  2088. rem_entries--;
  2089. if (rem_entries) {
  2090. scatter_buf_ptr += link_desc_size;
  2091. } else {
  2092. rem_entries = num_entries_per_buf;
  2093. scatter_buf_num++;
  2094. if (scatter_buf_num >= num_scatter_bufs)
  2095. break;
  2096. scatter_buf_ptr = (uint8_t *)
  2097. (soc->wbm_idle_scatter_buf_base_vaddr[
  2098. scatter_buf_num]);
  2099. }
  2100. count++;
  2101. desc_id++;
  2102. }
  2103. /* Setup link descriptor idle list in HW */
  2104. hal_setup_link_idle_list(soc->hal_soc,
  2105. soc->wbm_idle_scatter_buf_base_paddr,
  2106. soc->wbm_idle_scatter_buf_base_vaddr,
  2107. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  2108. (uint32_t)(scatter_buf_ptr -
  2109. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  2110. scatter_buf_num-1])), total_link_descs);
  2111. }
  2112. }
  2113. qdf_export_symbol(dp_link_desc_ring_replenish);
  2114. #ifdef IPA_OFFLOAD
  2115. #define USE_1_IPA_RX_REO_RING 1
  2116. #define USE_2_IPA_RX_REO_RINGS 2
  2117. #define REO_DST_RING_SIZE_QCA6290 1023
  2118. #ifndef CONFIG_WIFI_EMULATION_WIFI_3_0
  2119. #define REO_DST_RING_SIZE_QCA8074 1023
  2120. #define REO_DST_RING_SIZE_QCN9000 2048
  2121. #else
  2122. #define REO_DST_RING_SIZE_QCA8074 8
  2123. #define REO_DST_RING_SIZE_QCN9000 8
  2124. #endif /* CONFIG_WIFI_EMULATION_WIFI_3_0 */
  2125. #ifdef IPA_WDI3_TX_TWO_PIPES
  2126. #ifdef DP_MEMORY_OPT
  2127. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  2128. {
  2129. return dp_init_tx_ring_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  2130. }
  2131. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  2132. {
  2133. dp_deinit_tx_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  2134. }
  2135. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  2136. {
  2137. return dp_alloc_tx_ring_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  2138. }
  2139. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  2140. {
  2141. dp_free_tx_ring_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  2142. }
  2143. #else /* !DP_MEMORY_OPT */
  2144. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  2145. {
  2146. return 0;
  2147. }
  2148. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  2149. {
  2150. }
  2151. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  2152. {
  2153. return 0;
  2154. }
  2155. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  2156. {
  2157. }
  2158. #endif /* DP_MEMORY_OPT */
  2159. void dp_ipa_hal_tx_init_alt_data_ring(struct dp_soc *soc)
  2160. {
  2161. hal_tx_init_data_ring(soc->hal_soc,
  2162. soc->tcl_data_ring[IPA_TX_ALT_RING_IDX].hal_srng);
  2163. }
  2164. #else /* !IPA_WDI3_TX_TWO_PIPES */
  2165. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  2166. {
  2167. return 0;
  2168. }
  2169. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  2170. {
  2171. }
  2172. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  2173. {
  2174. return 0;
  2175. }
  2176. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  2177. {
  2178. }
  2179. void dp_ipa_hal_tx_init_alt_data_ring(struct dp_soc *soc)
  2180. {
  2181. }
  2182. #endif /* IPA_WDI3_TX_TWO_PIPES */
  2183. #else
  2184. #define REO_DST_RING_SIZE_QCA6290 1024
  2185. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  2186. {
  2187. return 0;
  2188. }
  2189. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  2190. {
  2191. }
  2192. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  2193. {
  2194. return 0;
  2195. }
  2196. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  2197. {
  2198. }
  2199. void dp_ipa_hal_tx_init_alt_data_ring(struct dp_soc *soc)
  2200. {
  2201. }
  2202. #endif /* IPA_OFFLOAD */
  2203. /**
  2204. * dp_soc_reset_cpu_ring_map() - Reset cpu ring map
  2205. * @soc: Datapath soc handler
  2206. *
  2207. * This api resets the default cpu ring map
  2208. */
  2209. void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  2210. {
  2211. uint8_t i;
  2212. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2213. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  2214. switch (nss_config) {
  2215. case dp_nss_cfg_first_radio:
  2216. /*
  2217. * Setting Tx ring map for one nss offloaded radio
  2218. */
  2219. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  2220. break;
  2221. case dp_nss_cfg_second_radio:
  2222. /*
  2223. * Setting Tx ring for two nss offloaded radios
  2224. */
  2225. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  2226. break;
  2227. case dp_nss_cfg_dbdc:
  2228. /*
  2229. * Setting Tx ring map for 2 nss offloaded radios
  2230. */
  2231. soc->tx_ring_map[i] =
  2232. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  2233. break;
  2234. case dp_nss_cfg_dbtc:
  2235. /*
  2236. * Setting Tx ring map for 3 nss offloaded radios
  2237. */
  2238. soc->tx_ring_map[i] =
  2239. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  2240. break;
  2241. default:
  2242. dp_err("tx_ring_map failed due to invalid nss cfg");
  2243. break;
  2244. }
  2245. }
  2246. }
  2247. /**
  2248. * dp_soc_disable_unused_mac_intr_mask() - reset interrupt mask for
  2249. * unused WMAC hw rings
  2250. * @soc: DP Soc handle
  2251. * @mac_num: wmac num
  2252. *
  2253. * Return: Return void
  2254. */
  2255. static void dp_soc_disable_unused_mac_intr_mask(struct dp_soc *soc,
  2256. int mac_num)
  2257. {
  2258. uint8_t *grp_mask = NULL;
  2259. int group_number;
  2260. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  2261. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  2262. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2263. group_number, 0x0);
  2264. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  2265. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  2266. wlan_cfg_set_rx_mon_ring_mask(soc->wlan_cfg_ctx,
  2267. group_number, 0x0);
  2268. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  2269. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  2270. wlan_cfg_set_rxdma2host_ring_mask(soc->wlan_cfg_ctx,
  2271. group_number, 0x0);
  2272. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_mon_ring_mask[0];
  2273. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  2274. wlan_cfg_set_host2rxdma_mon_ring_mask(soc->wlan_cfg_ctx,
  2275. group_number, 0x0);
  2276. }
  2277. #ifdef IPA_OFFLOAD
  2278. #ifdef IPA_WDI3_VLAN_SUPPORT
  2279. /**
  2280. * dp_soc_reset_ipa_vlan_intr_mask() - reset interrupt mask for IPA offloaded
  2281. * ring for vlan tagged traffic
  2282. * @soc: DP Soc handle
  2283. *
  2284. * Return: Return void
  2285. */
  2286. void dp_soc_reset_ipa_vlan_intr_mask(struct dp_soc *soc)
  2287. {
  2288. uint8_t *grp_mask = NULL;
  2289. int group_number, mask;
  2290. if (!wlan_ipa_is_vlan_enabled())
  2291. return;
  2292. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  2293. group_number = dp_srng_find_ring_in_mask(IPA_ALT_REO_DEST_RING_IDX, grp_mask);
  2294. if (group_number < 0) {
  2295. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  2296. soc, REO_DST, IPA_ALT_REO_DEST_RING_IDX);
  2297. return;
  2298. }
  2299. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2300. /* reset the interrupt mask for offloaded ring */
  2301. mask &= (~(1 << IPA_ALT_REO_DEST_RING_IDX));
  2302. /*
  2303. * set the interrupt mask to zero for rx offloaded radio.
  2304. */
  2305. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2306. }
  2307. #else
  2308. inline
  2309. void dp_soc_reset_ipa_vlan_intr_mask(struct dp_soc *soc)
  2310. { }
  2311. #endif /* IPA_WDI3_VLAN_SUPPORT */
  2312. #else
  2313. inline
  2314. void dp_soc_reset_ipa_vlan_intr_mask(struct dp_soc *soc)
  2315. { }
  2316. #endif /* IPA_OFFLOAD */
  2317. /**
  2318. * dp_soc_reset_intr_mask() - reset interrupt mask
  2319. * @soc: DP Soc handle
  2320. *
  2321. * Return: Return void
  2322. */
  2323. void dp_soc_reset_intr_mask(struct dp_soc *soc)
  2324. {
  2325. uint8_t j;
  2326. uint8_t *grp_mask = NULL;
  2327. int group_number, mask, num_ring;
  2328. /* number of tx ring */
  2329. num_ring = soc->num_tcl_data_rings;
  2330. /*
  2331. * group mask for tx completion ring.
  2332. */
  2333. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  2334. /* loop and reset the mask for only offloaded ring */
  2335. for (j = 0; j < WLAN_CFG_NUM_TCL_DATA_RINGS; j++) {
  2336. /*
  2337. * Group number corresponding to tx offloaded ring.
  2338. */
  2339. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2340. if (group_number < 0) {
  2341. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  2342. soc, WBM2SW_RELEASE, j);
  2343. continue;
  2344. }
  2345. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2346. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j) &&
  2347. (!mask)) {
  2348. continue;
  2349. }
  2350. /* reset the tx mask for offloaded ring */
  2351. mask &= (~(1 << j));
  2352. /*
  2353. * reset the interrupt mask for offloaded ring.
  2354. */
  2355. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2356. }
  2357. /* number of rx rings */
  2358. num_ring = soc->num_reo_dest_rings;
  2359. /*
  2360. * group mask for reo destination ring.
  2361. */
  2362. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  2363. /* loop and reset the mask for only offloaded ring */
  2364. for (j = 0; j < WLAN_CFG_NUM_REO_DEST_RING; j++) {
  2365. /*
  2366. * Group number corresponding to rx offloaded ring.
  2367. */
  2368. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2369. if (group_number < 0) {
  2370. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  2371. soc, REO_DST, j);
  2372. continue;
  2373. }
  2374. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2375. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j) &&
  2376. (!mask)) {
  2377. continue;
  2378. }
  2379. /* reset the interrupt mask for offloaded ring */
  2380. mask &= (~(1 << j));
  2381. /*
  2382. * set the interrupt mask to zero for rx offloaded radio.
  2383. */
  2384. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2385. }
  2386. /*
  2387. * group mask for Rx buffer refill ring
  2388. */
  2389. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  2390. /* loop and reset the mask for only offloaded ring */
  2391. for (j = 0; j < MAX_PDEV_CNT; j++) {
  2392. int lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  2393. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  2394. continue;
  2395. }
  2396. /*
  2397. * Group number corresponding to rx offloaded ring.
  2398. */
  2399. group_number = dp_srng_find_ring_in_mask(lmac_id, grp_mask);
  2400. if (group_number < 0) {
  2401. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  2402. soc, REO_DST, lmac_id);
  2403. continue;
  2404. }
  2405. /* set the interrupt mask for offloaded ring */
  2406. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2407. group_number);
  2408. mask &= (~(1 << lmac_id));
  2409. /*
  2410. * set the interrupt mask to zero for rx offloaded radio.
  2411. */
  2412. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2413. group_number, mask);
  2414. }
  2415. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  2416. for (j = 0; j < num_ring; j++) {
  2417. if (!dp_soc_ring_if_nss_offloaded(soc, REO_EXCEPTION, j)) {
  2418. continue;
  2419. }
  2420. /*
  2421. * Group number corresponding to rx err ring.
  2422. */
  2423. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2424. if (group_number < 0) {
  2425. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  2426. soc, REO_EXCEPTION, j);
  2427. continue;
  2428. }
  2429. wlan_cfg_set_rx_err_ring_mask(soc->wlan_cfg_ctx,
  2430. group_number, 0);
  2431. }
  2432. }
  2433. #ifdef IPA_OFFLOAD
  2434. bool dp_reo_remap_config(struct dp_soc *soc, uint32_t *remap0,
  2435. uint32_t *remap1, uint32_t *remap2)
  2436. {
  2437. uint32_t ring[WLAN_CFG_NUM_REO_DEST_RING_MAX] = {
  2438. REO_REMAP_SW1, REO_REMAP_SW2, REO_REMAP_SW3,
  2439. REO_REMAP_SW5, REO_REMAP_SW6, REO_REMAP_SW7};
  2440. switch (soc->arch_id) {
  2441. case CDP_ARCH_TYPE_BE:
  2442. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  2443. soc->num_reo_dest_rings -
  2444. USE_2_IPA_RX_REO_RINGS, remap1,
  2445. remap2);
  2446. break;
  2447. case CDP_ARCH_TYPE_LI:
  2448. if (wlan_ipa_is_vlan_enabled()) {
  2449. hal_compute_reo_remap_ix2_ix3(
  2450. soc->hal_soc, ring,
  2451. soc->num_reo_dest_rings -
  2452. USE_2_IPA_RX_REO_RINGS, remap1,
  2453. remap2);
  2454. } else {
  2455. hal_compute_reo_remap_ix2_ix3(
  2456. soc->hal_soc, ring,
  2457. soc->num_reo_dest_rings -
  2458. USE_1_IPA_RX_REO_RING, remap1,
  2459. remap2);
  2460. }
  2461. hal_compute_reo_remap_ix0(soc->hal_soc, remap0);
  2462. break;
  2463. default:
  2464. dp_err("unknown arch_id 0x%x", soc->arch_id);
  2465. QDF_BUG(0);
  2466. }
  2467. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  2468. return true;
  2469. }
  2470. #ifdef IPA_WDI3_TX_TWO_PIPES
  2471. static bool dp_ipa_is_alt_tx_ring(int index)
  2472. {
  2473. return index == IPA_TX_ALT_RING_IDX;
  2474. }
  2475. static bool dp_ipa_is_alt_tx_comp_ring(int index)
  2476. {
  2477. return index == IPA_TX_ALT_COMP_RING_IDX;
  2478. }
  2479. #else /* !IPA_WDI3_TX_TWO_PIPES */
  2480. static bool dp_ipa_is_alt_tx_ring(int index)
  2481. {
  2482. return false;
  2483. }
  2484. static bool dp_ipa_is_alt_tx_comp_ring(int index)
  2485. {
  2486. return false;
  2487. }
  2488. #endif /* IPA_WDI3_TX_TWO_PIPES */
  2489. /**
  2490. * dp_ipa_get_tx_ring_size() - Get Tx ring size for IPA
  2491. *
  2492. * @tx_ring_num: Tx ring number
  2493. * @tx_ipa_ring_sz: Return param only updated for IPA.
  2494. * @soc_cfg_ctx: dp soc cfg context
  2495. *
  2496. * Return: None
  2497. */
  2498. static void dp_ipa_get_tx_ring_size(int tx_ring_num, int *tx_ipa_ring_sz,
  2499. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  2500. {
  2501. if (!soc_cfg_ctx->ipa_enabled)
  2502. return;
  2503. if (tx_ring_num == IPA_TCL_DATA_RING_IDX)
  2504. *tx_ipa_ring_sz = wlan_cfg_ipa_tx_ring_size(soc_cfg_ctx);
  2505. else if (dp_ipa_is_alt_tx_ring(tx_ring_num))
  2506. *tx_ipa_ring_sz = wlan_cfg_ipa_tx_alt_ring_size(soc_cfg_ctx);
  2507. }
  2508. /**
  2509. * dp_ipa_get_tx_comp_ring_size() - Get Tx comp ring size for IPA
  2510. *
  2511. * @tx_comp_ring_num: Tx comp ring number
  2512. * @tx_comp_ipa_ring_sz: Return param only updated for IPA.
  2513. * @soc_cfg_ctx: dp soc cfg context
  2514. *
  2515. * Return: None
  2516. */
  2517. static void dp_ipa_get_tx_comp_ring_size(int tx_comp_ring_num,
  2518. int *tx_comp_ipa_ring_sz,
  2519. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  2520. {
  2521. if (!soc_cfg_ctx->ipa_enabled)
  2522. return;
  2523. if (tx_comp_ring_num == IPA_TCL_DATA_RING_IDX)
  2524. *tx_comp_ipa_ring_sz =
  2525. wlan_cfg_ipa_tx_comp_ring_size(soc_cfg_ctx);
  2526. else if (dp_ipa_is_alt_tx_comp_ring(tx_comp_ring_num))
  2527. *tx_comp_ipa_ring_sz =
  2528. wlan_cfg_ipa_tx_alt_comp_ring_size(soc_cfg_ctx);
  2529. }
  2530. #else
  2531. static uint8_t dp_reo_ring_selection(uint32_t value, uint32_t *ring)
  2532. {
  2533. uint8_t num = 0;
  2534. switch (value) {
  2535. /* should we have all the different possible ring configs */
  2536. case 0xFF:
  2537. num = 8;
  2538. ring[0] = REO_REMAP_SW1;
  2539. ring[1] = REO_REMAP_SW2;
  2540. ring[2] = REO_REMAP_SW3;
  2541. ring[3] = REO_REMAP_SW4;
  2542. ring[4] = REO_REMAP_SW5;
  2543. ring[5] = REO_REMAP_SW6;
  2544. ring[6] = REO_REMAP_SW7;
  2545. ring[7] = REO_REMAP_SW8;
  2546. break;
  2547. case 0x3F:
  2548. num = 6;
  2549. ring[0] = REO_REMAP_SW1;
  2550. ring[1] = REO_REMAP_SW2;
  2551. ring[2] = REO_REMAP_SW3;
  2552. ring[3] = REO_REMAP_SW4;
  2553. ring[4] = REO_REMAP_SW5;
  2554. ring[5] = REO_REMAP_SW6;
  2555. break;
  2556. case 0xF:
  2557. num = 4;
  2558. ring[0] = REO_REMAP_SW1;
  2559. ring[1] = REO_REMAP_SW2;
  2560. ring[2] = REO_REMAP_SW3;
  2561. ring[3] = REO_REMAP_SW4;
  2562. break;
  2563. case 0xE:
  2564. num = 3;
  2565. ring[0] = REO_REMAP_SW2;
  2566. ring[1] = REO_REMAP_SW3;
  2567. ring[2] = REO_REMAP_SW4;
  2568. break;
  2569. case 0xD:
  2570. num = 3;
  2571. ring[0] = REO_REMAP_SW1;
  2572. ring[1] = REO_REMAP_SW3;
  2573. ring[2] = REO_REMAP_SW4;
  2574. break;
  2575. case 0xC:
  2576. num = 2;
  2577. ring[0] = REO_REMAP_SW3;
  2578. ring[1] = REO_REMAP_SW4;
  2579. break;
  2580. case 0xB:
  2581. num = 3;
  2582. ring[0] = REO_REMAP_SW1;
  2583. ring[1] = REO_REMAP_SW2;
  2584. ring[2] = REO_REMAP_SW4;
  2585. break;
  2586. case 0xA:
  2587. num = 2;
  2588. ring[0] = REO_REMAP_SW2;
  2589. ring[1] = REO_REMAP_SW4;
  2590. break;
  2591. case 0x9:
  2592. num = 2;
  2593. ring[0] = REO_REMAP_SW1;
  2594. ring[1] = REO_REMAP_SW4;
  2595. break;
  2596. case 0x8:
  2597. num = 1;
  2598. ring[0] = REO_REMAP_SW4;
  2599. break;
  2600. case 0x7:
  2601. num = 3;
  2602. ring[0] = REO_REMAP_SW1;
  2603. ring[1] = REO_REMAP_SW2;
  2604. ring[2] = REO_REMAP_SW3;
  2605. break;
  2606. case 0x6:
  2607. num = 2;
  2608. ring[0] = REO_REMAP_SW2;
  2609. ring[1] = REO_REMAP_SW3;
  2610. break;
  2611. case 0x5:
  2612. num = 2;
  2613. ring[0] = REO_REMAP_SW1;
  2614. ring[1] = REO_REMAP_SW3;
  2615. break;
  2616. case 0x4:
  2617. num = 1;
  2618. ring[0] = REO_REMAP_SW3;
  2619. break;
  2620. case 0x3:
  2621. num = 2;
  2622. ring[0] = REO_REMAP_SW1;
  2623. ring[1] = REO_REMAP_SW2;
  2624. break;
  2625. case 0x2:
  2626. num = 1;
  2627. ring[0] = REO_REMAP_SW2;
  2628. break;
  2629. case 0x1:
  2630. num = 1;
  2631. ring[0] = REO_REMAP_SW1;
  2632. break;
  2633. default:
  2634. dp_err("unknown reo ring map 0x%x", value);
  2635. QDF_BUG(0);
  2636. }
  2637. return num;
  2638. }
  2639. bool dp_reo_remap_config(struct dp_soc *soc,
  2640. uint32_t *remap0,
  2641. uint32_t *remap1,
  2642. uint32_t *remap2)
  2643. {
  2644. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2645. uint32_t reo_config = wlan_cfg_get_reo_rings_mapping(soc->wlan_cfg_ctx);
  2646. uint8_t num;
  2647. uint32_t ring[WLAN_CFG_NUM_REO_DEST_RING_MAX];
  2648. uint32_t value;
  2649. switch (offload_radio) {
  2650. case dp_nss_cfg_default:
  2651. value = reo_config & WLAN_CFG_NUM_REO_RINGS_MAP_MAX;
  2652. num = dp_reo_ring_selection(value, ring);
  2653. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  2654. num, remap1, remap2);
  2655. hal_compute_reo_remap_ix0(soc->hal_soc, remap0);
  2656. break;
  2657. case dp_nss_cfg_first_radio:
  2658. value = reo_config & 0xE;
  2659. num = dp_reo_ring_selection(value, ring);
  2660. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  2661. num, remap1, remap2);
  2662. break;
  2663. case dp_nss_cfg_second_radio:
  2664. value = reo_config & 0xD;
  2665. num = dp_reo_ring_selection(value, ring);
  2666. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  2667. num, remap1, remap2);
  2668. break;
  2669. case dp_nss_cfg_dbdc:
  2670. case dp_nss_cfg_dbtc:
  2671. /* return false if both or all are offloaded to NSS */
  2672. return false;
  2673. }
  2674. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2675. *remap1, *remap2, offload_radio);
  2676. return true;
  2677. }
  2678. static void dp_ipa_get_tx_ring_size(int ring_num, int *tx_ipa_ring_sz,
  2679. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  2680. {
  2681. }
  2682. static void dp_ipa_get_tx_comp_ring_size(int tx_comp_ring_num,
  2683. int *tx_comp_ipa_ring_sz,
  2684. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  2685. {
  2686. }
  2687. #endif /* IPA_OFFLOAD */
  2688. /**
  2689. * dp_reo_frag_dst_set() - configure reo register to set the
  2690. * fragment destination ring
  2691. * @soc: Datapath soc
  2692. * @frag_dst_ring: output parameter to set fragment destination ring
  2693. *
  2694. * Based on offload_radio below fragment destination rings is selected
  2695. * 0 - TCL
  2696. * 1 - SW1
  2697. * 2 - SW2
  2698. * 3 - SW3
  2699. * 4 - SW4
  2700. * 5 - Release
  2701. * 6 - FW
  2702. * 7 - alternate select
  2703. *
  2704. * Return: void
  2705. */
  2706. void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2707. {
  2708. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2709. switch (offload_radio) {
  2710. case dp_nss_cfg_default:
  2711. *frag_dst_ring = REO_REMAP_TCL;
  2712. break;
  2713. case dp_nss_cfg_first_radio:
  2714. /*
  2715. * This configuration is valid for single band radio which
  2716. * is also NSS offload.
  2717. */
  2718. case dp_nss_cfg_dbdc:
  2719. case dp_nss_cfg_dbtc:
  2720. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2721. break;
  2722. default:
  2723. dp_init_err("%pK: dp_reo_frag_dst_set invalid offload radio config", soc);
  2724. break;
  2725. }
  2726. }
  2727. #ifdef WLAN_FEATURE_STATS_EXT
  2728. static inline void dp_create_ext_stats_event(struct dp_soc *soc)
  2729. {
  2730. qdf_event_create(&soc->rx_hw_stats_event);
  2731. }
  2732. #else
  2733. static inline void dp_create_ext_stats_event(struct dp_soc *soc)
  2734. {
  2735. }
  2736. #endif
  2737. static void dp_deinit_tx_pair_by_index(struct dp_soc *soc, int index)
  2738. {
  2739. int tcl_ring_num, wbm_ring_num;
  2740. wlan_cfg_get_tcl_wbm_ring_num_for_index(soc->wlan_cfg_ctx,
  2741. index,
  2742. &tcl_ring_num,
  2743. &wbm_ring_num);
  2744. if (tcl_ring_num == -1) {
  2745. dp_err("incorrect tcl ring num for index %u", index);
  2746. return;
  2747. }
  2748. wlan_minidump_remove(soc->tcl_data_ring[index].base_vaddr_unaligned,
  2749. soc->tcl_data_ring[index].alloc_size,
  2750. soc->ctrl_psoc,
  2751. WLAN_MD_DP_SRNG_TCL_DATA,
  2752. "tcl_data_ring");
  2753. dp_info("index %u tcl %u wbm %u", index, tcl_ring_num, wbm_ring_num);
  2754. dp_srng_deinit(soc, &soc->tcl_data_ring[index], TCL_DATA,
  2755. tcl_ring_num);
  2756. if (wbm_ring_num == INVALID_WBM_RING_NUM)
  2757. return;
  2758. wlan_minidump_remove(soc->tx_comp_ring[index].base_vaddr_unaligned,
  2759. soc->tx_comp_ring[index].alloc_size,
  2760. soc->ctrl_psoc,
  2761. WLAN_MD_DP_SRNG_TX_COMP,
  2762. "tcl_comp_ring");
  2763. dp_srng_deinit(soc, &soc->tx_comp_ring[index], WBM2SW_RELEASE,
  2764. wbm_ring_num);
  2765. }
  2766. /**
  2767. * dp_init_tx_ring_pair_by_index() - The function inits tcl data/wbm completion
  2768. * ring pair
  2769. * @soc: DP soc pointer
  2770. * @index: index of soc->tcl_data or soc->tx_comp to initialize
  2771. *
  2772. * Return: QDF_STATUS_SUCCESS on success, error code otherwise.
  2773. */
  2774. static QDF_STATUS dp_init_tx_ring_pair_by_index(struct dp_soc *soc,
  2775. uint8_t index)
  2776. {
  2777. int tcl_ring_num, wbm_ring_num;
  2778. uint8_t bm_id;
  2779. if (index >= MAX_TCL_DATA_RINGS) {
  2780. dp_err("unexpected index!");
  2781. QDF_BUG(0);
  2782. goto fail1;
  2783. }
  2784. wlan_cfg_get_tcl_wbm_ring_num_for_index(soc->wlan_cfg_ctx,
  2785. index,
  2786. &tcl_ring_num,
  2787. &wbm_ring_num);
  2788. if (tcl_ring_num == -1) {
  2789. dp_err("incorrect tcl ring num for index %u", index);
  2790. goto fail1;
  2791. }
  2792. dp_info("index %u tcl %u wbm %u", index, tcl_ring_num, wbm_ring_num);
  2793. if (dp_srng_init(soc, &soc->tcl_data_ring[index], TCL_DATA,
  2794. tcl_ring_num, 0)) {
  2795. dp_err("dp_srng_init failed for tcl_data_ring");
  2796. goto fail1;
  2797. }
  2798. wlan_minidump_log(soc->tcl_data_ring[index].base_vaddr_unaligned,
  2799. soc->tcl_data_ring[index].alloc_size,
  2800. soc->ctrl_psoc,
  2801. WLAN_MD_DP_SRNG_TCL_DATA,
  2802. "tcl_data_ring");
  2803. if (wbm_ring_num == INVALID_WBM_RING_NUM)
  2804. goto set_rbm;
  2805. if (dp_srng_init(soc, &soc->tx_comp_ring[index], WBM2SW_RELEASE,
  2806. wbm_ring_num, 0)) {
  2807. dp_err("dp_srng_init failed for tx_comp_ring");
  2808. goto fail1;
  2809. }
  2810. wlan_minidump_log(soc->tx_comp_ring[index].base_vaddr_unaligned,
  2811. soc->tx_comp_ring[index].alloc_size,
  2812. soc->ctrl_psoc,
  2813. WLAN_MD_DP_SRNG_TX_COMP,
  2814. "tcl_comp_ring");
  2815. set_rbm:
  2816. bm_id = wlan_cfg_get_rbm_id_for_index(soc->wlan_cfg_ctx, tcl_ring_num);
  2817. soc->arch_ops.tx_implicit_rbm_set(soc, tcl_ring_num, bm_id);
  2818. return QDF_STATUS_SUCCESS;
  2819. fail1:
  2820. return QDF_STATUS_E_FAILURE;
  2821. }
  2822. static void dp_free_tx_ring_pair_by_index(struct dp_soc *soc, uint8_t index)
  2823. {
  2824. dp_debug("index %u", index);
  2825. dp_srng_free(soc, &soc->tcl_data_ring[index]);
  2826. dp_srng_free(soc, &soc->tx_comp_ring[index]);
  2827. }
  2828. /**
  2829. * dp_alloc_tx_ring_pair_by_index() - The function allocs tcl data/wbm2sw
  2830. * ring pair for the given "index"
  2831. * @soc: DP soc pointer
  2832. * @index: index of soc->tcl_data or soc->tx_comp to initialize
  2833. *
  2834. * Return: QDF_STATUS_SUCCESS on success, error code otherwise.
  2835. */
  2836. static QDF_STATUS dp_alloc_tx_ring_pair_by_index(struct dp_soc *soc,
  2837. uint8_t index)
  2838. {
  2839. int tx_ring_size;
  2840. int tx_comp_ring_size;
  2841. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  2842. int cached = 0;
  2843. if (index >= MAX_TCL_DATA_RINGS) {
  2844. dp_err("unexpected index!");
  2845. QDF_BUG(0);
  2846. goto fail1;
  2847. }
  2848. dp_debug("index %u", index);
  2849. tx_ring_size = wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2850. dp_ipa_get_tx_ring_size(index, &tx_ring_size, soc_cfg_ctx);
  2851. if (dp_srng_alloc(soc, &soc->tcl_data_ring[index], TCL_DATA,
  2852. tx_ring_size, cached)) {
  2853. dp_err("dp_srng_alloc failed for tcl_data_ring");
  2854. goto fail1;
  2855. }
  2856. tx_comp_ring_size = wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2857. dp_ipa_get_tx_comp_ring_size(index, &tx_comp_ring_size, soc_cfg_ctx);
  2858. /* Enable cached TCL desc if NSS offload is disabled */
  2859. if (!wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx))
  2860. cached = WLAN_CFG_DST_RING_CACHED_DESC;
  2861. if (wlan_cfg_get_wbm_ring_num_for_index(soc->wlan_cfg_ctx, index) ==
  2862. INVALID_WBM_RING_NUM)
  2863. return QDF_STATUS_SUCCESS;
  2864. if (dp_srng_alloc(soc, &soc->tx_comp_ring[index], WBM2SW_RELEASE,
  2865. tx_comp_ring_size, cached)) {
  2866. dp_err("dp_srng_alloc failed for tx_comp_ring");
  2867. goto fail1;
  2868. }
  2869. return QDF_STATUS_SUCCESS;
  2870. fail1:
  2871. return QDF_STATUS_E_FAILURE;
  2872. }
  2873. /**
  2874. * dp_dscp_tid_map_setup() - Initialize the dscp-tid maps
  2875. * @pdev: DP_PDEV handle
  2876. *
  2877. * Return: void
  2878. */
  2879. void
  2880. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2881. {
  2882. uint8_t map_id;
  2883. struct dp_soc *soc = pdev->soc;
  2884. if (!soc)
  2885. return;
  2886. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2887. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2888. default_dscp_tid_map,
  2889. sizeof(default_dscp_tid_map));
  2890. }
  2891. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2892. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2893. default_dscp_tid_map,
  2894. map_id);
  2895. }
  2896. }
  2897. /**
  2898. * dp_pcp_tid_map_setup() - Initialize the pcp-tid maps
  2899. * @pdev: DP_PDEV handle
  2900. *
  2901. * Return: void
  2902. */
  2903. void
  2904. dp_pcp_tid_map_setup(struct dp_pdev *pdev)
  2905. {
  2906. struct dp_soc *soc = pdev->soc;
  2907. if (!soc)
  2908. return;
  2909. qdf_mem_copy(soc->pcp_tid_map, default_pcp_tid_map,
  2910. sizeof(default_pcp_tid_map));
  2911. hal_tx_set_pcp_tid_map_default(soc->hal_soc, default_pcp_tid_map);
  2912. }
  2913. #ifndef DP_UMAC_HW_RESET_SUPPORT
  2914. static inline
  2915. #endif
  2916. void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2917. {
  2918. struct reo_desc_list_node *desc;
  2919. struct dp_rx_tid *rx_tid;
  2920. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2921. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2922. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2923. rx_tid = &desc->rx_tid;
  2924. qdf_mem_unmap_nbytes_single(soc->osdev,
  2925. rx_tid->hw_qdesc_paddr,
  2926. QDF_DMA_BIDIRECTIONAL,
  2927. rx_tid->hw_qdesc_alloc_size);
  2928. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2929. qdf_mem_free(desc);
  2930. }
  2931. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2932. qdf_list_destroy(&soc->reo_desc_freelist);
  2933. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2934. }
  2935. #ifdef WLAN_DP_FEATURE_DEFERRED_REO_QDESC_DESTROY
  2936. /**
  2937. * dp_reo_desc_deferred_freelist_create() - Initialize the resources used
  2938. * for deferred reo desc list
  2939. * @soc: Datapath soc handle
  2940. *
  2941. * Return: void
  2942. */
  2943. static void dp_reo_desc_deferred_freelist_create(struct dp_soc *soc)
  2944. {
  2945. qdf_spinlock_create(&soc->reo_desc_deferred_freelist_lock);
  2946. qdf_list_create(&soc->reo_desc_deferred_freelist,
  2947. REO_DESC_DEFERRED_FREELIST_SIZE);
  2948. soc->reo_desc_deferred_freelist_init = true;
  2949. }
  2950. /**
  2951. * dp_reo_desc_deferred_freelist_destroy() - loop the deferred free list &
  2952. * free the leftover REO QDESCs
  2953. * @soc: Datapath soc handle
  2954. *
  2955. * Return: void
  2956. */
  2957. static void dp_reo_desc_deferred_freelist_destroy(struct dp_soc *soc)
  2958. {
  2959. struct reo_desc_deferred_freelist_node *desc;
  2960. qdf_spin_lock_bh(&soc->reo_desc_deferred_freelist_lock);
  2961. soc->reo_desc_deferred_freelist_init = false;
  2962. while (qdf_list_remove_front(&soc->reo_desc_deferred_freelist,
  2963. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2964. qdf_mem_unmap_nbytes_single(soc->osdev,
  2965. desc->hw_qdesc_paddr,
  2966. QDF_DMA_BIDIRECTIONAL,
  2967. desc->hw_qdesc_alloc_size);
  2968. qdf_mem_free(desc->hw_qdesc_vaddr_unaligned);
  2969. qdf_mem_free(desc);
  2970. }
  2971. qdf_spin_unlock_bh(&soc->reo_desc_deferred_freelist_lock);
  2972. qdf_list_destroy(&soc->reo_desc_deferred_freelist);
  2973. qdf_spinlock_destroy(&soc->reo_desc_deferred_freelist_lock);
  2974. }
  2975. #else
  2976. static inline void dp_reo_desc_deferred_freelist_create(struct dp_soc *soc)
  2977. {
  2978. }
  2979. static inline void dp_reo_desc_deferred_freelist_destroy(struct dp_soc *soc)
  2980. {
  2981. }
  2982. #endif /* !WLAN_DP_FEATURE_DEFERRED_REO_QDESC_DESTROY */
  2983. /**
  2984. * dp_soc_reset_txrx_ring_map() - reset tx ring map
  2985. * @soc: DP SOC handle
  2986. *
  2987. */
  2988. static void dp_soc_reset_txrx_ring_map(struct dp_soc *soc)
  2989. {
  2990. uint32_t i;
  2991. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++)
  2992. soc->tx_ring_map[i] = 0;
  2993. }
  2994. /**
  2995. * dp_soc_deinit() - Deinitialize txrx SOC
  2996. * @txrx_soc: Opaque DP SOC handle
  2997. *
  2998. * Return: None
  2999. */
  3000. void dp_soc_deinit(void *txrx_soc)
  3001. {
  3002. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3003. struct htt_soc *htt_soc = soc->htt_handle;
  3004. dp_monitor_soc_deinit(soc);
  3005. /* free peer tables & AST tables allocated during peer_map_attach */
  3006. if (soc->peer_map_attach_success) {
  3007. dp_peer_find_detach(soc);
  3008. soc->arch_ops.txrx_peer_map_detach(soc);
  3009. soc->peer_map_attach_success = FALSE;
  3010. }
  3011. qdf_flush_work(&soc->htt_stats.work);
  3012. qdf_disable_work(&soc->htt_stats.work);
  3013. qdf_spinlock_destroy(&soc->htt_stats.lock);
  3014. dp_soc_reset_txrx_ring_map(soc);
  3015. dp_reo_desc_freelist_destroy(soc);
  3016. dp_reo_desc_deferred_freelist_destroy(soc);
  3017. DEINIT_RX_HW_STATS_LOCK(soc);
  3018. qdf_spinlock_destroy(&soc->ast_lock);
  3019. dp_peer_mec_spinlock_destroy(soc);
  3020. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  3021. qdf_nbuf_queue_free(&soc->invalid_buf_queue);
  3022. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  3023. qdf_spinlock_destroy(&soc->vdev_map_lock);
  3024. dp_reo_cmdlist_destroy(soc);
  3025. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  3026. dp_soc_tx_desc_sw_pools_deinit(soc);
  3027. dp_soc_srng_deinit(soc);
  3028. dp_hw_link_desc_ring_deinit(soc);
  3029. dp_soc_print_inactive_objects(soc);
  3030. qdf_spinlock_destroy(&soc->inactive_peer_list_lock);
  3031. qdf_spinlock_destroy(&soc->inactive_vdev_list_lock);
  3032. htt_soc_htc_dealloc(soc->htt_handle);
  3033. htt_soc_detach(htt_soc);
  3034. /* Free wbm sg list and reset flags in down path */
  3035. dp_rx_wbm_sg_list_deinit(soc);
  3036. wlan_minidump_remove(soc, sizeof(*soc), soc->ctrl_psoc,
  3037. WLAN_MD_DP_SOC, "dp_soc");
  3038. }
  3039. #ifdef QCA_HOST2FW_RXBUF_RING
  3040. void
  3041. dp_htt_setup_rxdma_err_dst_ring(struct dp_soc *soc, int mac_id,
  3042. int lmac_id)
  3043. {
  3044. if (soc->rxdma_err_dst_ring[lmac_id].hal_srng)
  3045. htt_srng_setup(soc->htt_handle, mac_id,
  3046. soc->rxdma_err_dst_ring[lmac_id].hal_srng,
  3047. RXDMA_DST);
  3048. }
  3049. #endif
  3050. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  3051. enum cdp_host_reo_dest_ring *reo_dest,
  3052. bool *hash_based)
  3053. {
  3054. struct dp_soc *soc;
  3055. struct dp_pdev *pdev;
  3056. pdev = vdev->pdev;
  3057. soc = pdev->soc;
  3058. /*
  3059. * hash based steering is disabled for Radios which are offloaded
  3060. * to NSS
  3061. */
  3062. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  3063. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  3064. /*
  3065. * Below line of code will ensure the proper reo_dest ring is chosen
  3066. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  3067. */
  3068. *reo_dest = pdev->reo_dest;
  3069. }
  3070. #ifdef IPA_OFFLOAD
  3071. /**
  3072. * dp_is_vdev_subtype_p2p() - Check if the subtype for vdev is P2P
  3073. * @vdev: Virtual device
  3074. *
  3075. * Return: true if the vdev is of subtype P2P
  3076. * false if the vdev is of any other subtype
  3077. */
  3078. static inline bool dp_is_vdev_subtype_p2p(struct dp_vdev *vdev)
  3079. {
  3080. if (vdev->subtype == wlan_op_subtype_p2p_device ||
  3081. vdev->subtype == wlan_op_subtype_p2p_cli ||
  3082. vdev->subtype == wlan_op_subtype_p2p_go)
  3083. return true;
  3084. return false;
  3085. }
  3086. /**
  3087. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  3088. * @vdev: Datapath VDEV handle
  3089. * @setup_info:
  3090. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  3091. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  3092. * @lmac_peer_id_msb:
  3093. *
  3094. * If IPA is enabled in ini, for SAP mode, disable hash based
  3095. * steering, use default reo_dst ring for RX. Use config values for other modes.
  3096. *
  3097. * Return: None
  3098. */
  3099. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  3100. struct cdp_peer_setup_info *setup_info,
  3101. enum cdp_host_reo_dest_ring *reo_dest,
  3102. bool *hash_based,
  3103. uint8_t *lmac_peer_id_msb)
  3104. {
  3105. struct dp_soc *soc;
  3106. struct dp_pdev *pdev;
  3107. pdev = vdev->pdev;
  3108. soc = pdev->soc;
  3109. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  3110. /* For P2P-GO interfaces we do not need to change the REO
  3111. * configuration even if IPA config is enabled
  3112. */
  3113. if (dp_is_vdev_subtype_p2p(vdev))
  3114. return;
  3115. /*
  3116. * If IPA is enabled, disable hash-based flow steering and set
  3117. * reo_dest_ring_4 as the REO ring to receive packets on.
  3118. * IPA is configured to reap reo_dest_ring_4.
  3119. *
  3120. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  3121. * value enum value is from 1 - 4.
  3122. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  3123. */
  3124. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  3125. if (dp_ipa_is_mdm_platform()) {
  3126. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  3127. if (vdev->opmode == wlan_op_mode_ap)
  3128. *hash_based = 0;
  3129. } else {
  3130. dp_debug("opt_dp: default HOST reo ring is set");
  3131. }
  3132. }
  3133. }
  3134. #else
  3135. /**
  3136. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  3137. * @vdev: Datapath VDEV handle
  3138. * @setup_info:
  3139. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  3140. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  3141. * @lmac_peer_id_msb:
  3142. *
  3143. * Use system config values for hash based steering.
  3144. * Return: None
  3145. */
  3146. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  3147. struct cdp_peer_setup_info *setup_info,
  3148. enum cdp_host_reo_dest_ring *reo_dest,
  3149. bool *hash_based,
  3150. uint8_t *lmac_peer_id_msb)
  3151. {
  3152. struct dp_soc *soc = vdev->pdev->soc;
  3153. soc->arch_ops.peer_get_reo_hash(vdev, setup_info, reo_dest, hash_based,
  3154. lmac_peer_id_msb);
  3155. }
  3156. #endif /* IPA_OFFLOAD */
  3157. /**
  3158. * dp_peer_setup_wifi3() - initialize the peer
  3159. * @soc_hdl: soc handle object
  3160. * @vdev_id: vdev_id of vdev object
  3161. * @peer_mac: Peer's mac address
  3162. * @setup_info: peer setup info for MLO
  3163. *
  3164. * Return: QDF_STATUS
  3165. */
  3166. QDF_STATUS
  3167. dp_peer_setup_wifi3(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  3168. uint8_t *peer_mac,
  3169. struct cdp_peer_setup_info *setup_info)
  3170. {
  3171. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  3172. struct dp_pdev *pdev;
  3173. bool hash_based = 0;
  3174. enum cdp_host_reo_dest_ring reo_dest;
  3175. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3176. struct dp_vdev *vdev = NULL;
  3177. struct dp_peer *peer =
  3178. dp_peer_find_hash_find(soc, peer_mac, 0, vdev_id,
  3179. DP_MOD_ID_CDP);
  3180. struct dp_peer *mld_peer = NULL;
  3181. enum wlan_op_mode vdev_opmode;
  3182. uint8_t lmac_peer_id_msb = 0;
  3183. if (!peer)
  3184. return QDF_STATUS_E_FAILURE;
  3185. vdev = peer->vdev;
  3186. if (!vdev) {
  3187. status = QDF_STATUS_E_FAILURE;
  3188. goto fail;
  3189. }
  3190. /* save vdev related member in case vdev freed */
  3191. vdev_opmode = vdev->opmode;
  3192. pdev = vdev->pdev;
  3193. dp_peer_setup_get_reo_hash(vdev, setup_info,
  3194. &reo_dest, &hash_based,
  3195. &lmac_peer_id_msb);
  3196. dp_cfg_event_record_peer_setup_evt(soc, DP_CFG_EVENT_PEER_SETUP,
  3197. peer, vdev, vdev->vdev_id,
  3198. setup_info);
  3199. dp_info("pdev: %d vdev :%d opmode:%u peer %pK (" QDF_MAC_ADDR_FMT ") "
  3200. "hash-based-steering:%d default-reo_dest:%u",
  3201. pdev->pdev_id, vdev->vdev_id,
  3202. vdev->opmode, peer,
  3203. QDF_MAC_ADDR_REF(peer->mac_addr.raw), hash_based, reo_dest);
  3204. /*
  3205. * There are corner cases where the AD1 = AD2 = "VAPs address"
  3206. * i.e both the devices have same MAC address. In these
  3207. * cases we want such pkts to be processed in NULL Q handler
  3208. * which is REO2TCL ring. for this reason we should
  3209. * not setup reo_queues and default route for bss_peer.
  3210. */
  3211. if (!IS_MLO_DP_MLD_PEER(peer))
  3212. dp_monitor_peer_tx_init(pdev, peer);
  3213. if (!setup_info)
  3214. if (dp_peer_legacy_setup(soc, peer) !=
  3215. QDF_STATUS_SUCCESS) {
  3216. status = QDF_STATUS_E_RESOURCES;
  3217. goto fail;
  3218. }
  3219. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap) {
  3220. status = QDF_STATUS_E_FAILURE;
  3221. goto fail;
  3222. }
  3223. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  3224. /* TODO: Check the destination ring number to be passed to FW */
  3225. soc->cdp_soc.ol_ops->peer_set_default_routing(
  3226. soc->ctrl_psoc,
  3227. peer->vdev->pdev->pdev_id,
  3228. peer->mac_addr.raw,
  3229. peer->vdev->vdev_id, hash_based, reo_dest,
  3230. lmac_peer_id_msb);
  3231. }
  3232. qdf_atomic_set(&peer->is_default_route_set, 1);
  3233. status = dp_peer_mlo_setup(soc, peer, vdev->vdev_id, setup_info);
  3234. if (QDF_IS_STATUS_ERROR(status)) {
  3235. dp_peer_err("peer mlo setup failed");
  3236. qdf_assert_always(0);
  3237. }
  3238. if (vdev_opmode != wlan_op_mode_monitor) {
  3239. /* In case of MLD peer, switch peer to mld peer and
  3240. * do peer_rx_init.
  3241. */
  3242. if (hal_reo_shared_qaddr_is_enable(soc->hal_soc) &&
  3243. IS_MLO_DP_LINK_PEER(peer)) {
  3244. if (setup_info && setup_info->is_first_link) {
  3245. mld_peer = DP_GET_MLD_PEER_FROM_PEER(peer);
  3246. if (mld_peer)
  3247. dp_peer_rx_init(pdev, mld_peer);
  3248. else
  3249. dp_peer_err("MLD peer null. Primary link peer:%pK", peer);
  3250. }
  3251. } else {
  3252. dp_peer_rx_init(pdev, peer);
  3253. }
  3254. }
  3255. if (!IS_MLO_DP_MLD_PEER(peer))
  3256. dp_peer_ppdu_delayed_ba_init(peer);
  3257. fail:
  3258. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  3259. return status;
  3260. }
  3261. /**
  3262. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  3263. * @txrx_soc: cdp soc handle
  3264. * @ac: Access category
  3265. * @value: timeout value in millisec
  3266. *
  3267. * Return: void
  3268. */
  3269. void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3270. uint8_t ac, uint32_t value)
  3271. {
  3272. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3273. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  3274. }
  3275. /**
  3276. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  3277. * @txrx_soc: cdp soc handle
  3278. * @ac: access category
  3279. * @value: timeout value in millisec
  3280. *
  3281. * Return: void
  3282. */
  3283. void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3284. uint8_t ac, uint32_t *value)
  3285. {
  3286. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3287. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  3288. }
  3289. /**
  3290. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  3291. * @txrx_soc: cdp soc handle
  3292. * @pdev_id: id of physical device object
  3293. * @val: reo destination ring index (1 - 4)
  3294. *
  3295. * Return: QDF_STATUS
  3296. */
  3297. QDF_STATUS
  3298. dp_set_pdev_reo_dest(struct cdp_soc_t *txrx_soc, uint8_t pdev_id,
  3299. enum cdp_host_reo_dest_ring val)
  3300. {
  3301. struct dp_pdev *pdev =
  3302. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)txrx_soc,
  3303. pdev_id);
  3304. if (pdev) {
  3305. pdev->reo_dest = val;
  3306. return QDF_STATUS_SUCCESS;
  3307. }
  3308. return QDF_STATUS_E_FAILURE;
  3309. }
  3310. /**
  3311. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  3312. * @txrx_soc: cdp soc handle
  3313. * @pdev_id: id of physical device object
  3314. *
  3315. * Return: reo destination ring index
  3316. */
  3317. enum cdp_host_reo_dest_ring
  3318. dp_get_pdev_reo_dest(struct cdp_soc_t *txrx_soc, uint8_t pdev_id)
  3319. {
  3320. struct dp_pdev *pdev =
  3321. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)txrx_soc,
  3322. pdev_id);
  3323. if (pdev)
  3324. return pdev->reo_dest;
  3325. else
  3326. return cdp_host_reo_dest_ring_unknown;
  3327. }
  3328. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  3329. union hal_reo_status *reo_status)
  3330. {
  3331. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  3332. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  3333. if (!dp_check_pdev_exists(soc, pdev)) {
  3334. dp_err_rl("pdev doesn't exist");
  3335. return;
  3336. }
  3337. if (!qdf_atomic_read(&soc->cmn_init_done))
  3338. return;
  3339. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  3340. DP_PRINT_STATS("REO stats failure %d",
  3341. queue_status->header.status);
  3342. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  3343. return;
  3344. }
  3345. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  3346. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  3347. }
  3348. /**
  3349. * dp_dump_wbm_idle_hptp() - dump wbm idle ring, hw hp tp info.
  3350. * @soc: dp soc.
  3351. * @pdev: dp pdev.
  3352. *
  3353. * Return: None.
  3354. */
  3355. void
  3356. dp_dump_wbm_idle_hptp(struct dp_soc *soc, struct dp_pdev *pdev)
  3357. {
  3358. uint32_t hw_head;
  3359. uint32_t hw_tail;
  3360. struct dp_srng *srng;
  3361. if (!soc) {
  3362. dp_err("soc is NULL");
  3363. return;
  3364. }
  3365. if (!pdev) {
  3366. dp_err("pdev is NULL");
  3367. return;
  3368. }
  3369. srng = &pdev->soc->wbm_idle_link_ring;
  3370. if (!srng) {
  3371. dp_err("wbm_idle_link_ring srng is NULL");
  3372. return;
  3373. }
  3374. hal_get_hw_hptp(soc->hal_soc, srng->hal_srng, &hw_head,
  3375. &hw_tail, WBM_IDLE_LINK);
  3376. dp_debug("WBM_IDLE_LINK: HW hp: %d, HW tp: %d",
  3377. hw_head, hw_tail);
  3378. }
  3379. #ifdef WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT
  3380. static void dp_update_soft_irq_limits(struct dp_soc *soc, uint32_t tx_limit,
  3381. uint32_t rx_limit)
  3382. {
  3383. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit = tx_limit;
  3384. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit = rx_limit;
  3385. }
  3386. #else
  3387. static inline
  3388. void dp_update_soft_irq_limits(struct dp_soc *soc, uint32_t tx_limit,
  3389. uint32_t rx_limit)
  3390. {
  3391. }
  3392. #endif /* WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT */
  3393. /**
  3394. * dp_display_srng_info() - Dump the srng HP TP info
  3395. * @soc_hdl: CDP Soc handle
  3396. *
  3397. * This function dumps the SW hp/tp values for the important rings.
  3398. * HW hp/tp values are not being dumped, since it can lead to
  3399. * READ NOC error when UMAC is in low power state. MCC does not have
  3400. * device force wake working yet.
  3401. *
  3402. * Return: none
  3403. */
  3404. void dp_display_srng_info(struct cdp_soc_t *soc_hdl)
  3405. {
  3406. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  3407. hal_soc_handle_t hal_soc = soc->hal_soc;
  3408. uint32_t hp, tp, i;
  3409. dp_info("SRNG HP-TP data:");
  3410. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3411. hal_get_sw_hptp(hal_soc, soc->tcl_data_ring[i].hal_srng,
  3412. &tp, &hp);
  3413. dp_info("TCL DATA ring[%d]: hp=0x%x, tp=0x%x", i, hp, tp);
  3414. if (wlan_cfg_get_wbm_ring_num_for_index(soc->wlan_cfg_ctx, i) ==
  3415. INVALID_WBM_RING_NUM)
  3416. continue;
  3417. hal_get_sw_hptp(hal_soc, soc->tx_comp_ring[i].hal_srng,
  3418. &tp, &hp);
  3419. dp_info("TX comp ring[%d]: hp=0x%x, tp=0x%x", i, hp, tp);
  3420. }
  3421. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3422. hal_get_sw_hptp(hal_soc, soc->reo_dest_ring[i].hal_srng,
  3423. &tp, &hp);
  3424. dp_info("REO DST ring[%d]: hp=0x%x, tp=0x%x", i, hp, tp);
  3425. }
  3426. hal_get_sw_hptp(hal_soc, soc->reo_exception_ring.hal_srng, &tp, &hp);
  3427. dp_info("REO exception ring: hp=0x%x, tp=0x%x", hp, tp);
  3428. hal_get_sw_hptp(hal_soc, soc->rx_rel_ring.hal_srng, &tp, &hp);
  3429. dp_info("WBM RX release ring: hp=0x%x, tp=0x%x", hp, tp);
  3430. hal_get_sw_hptp(hal_soc, soc->wbm_desc_rel_ring.hal_srng, &tp, &hp);
  3431. dp_info("WBM desc release ring: hp=0x%x, tp=0x%x", hp, tp);
  3432. }
  3433. /**
  3434. * dp_set_pdev_pcp_tid_map_wifi3() - update pcp tid map in pdev
  3435. * @psoc: dp soc handle
  3436. * @pdev_id: id of DP_PDEV handle
  3437. * @pcp: pcp value
  3438. * @tid: tid value passed by the user
  3439. *
  3440. * Return: QDF_STATUS_SUCCESS on success
  3441. */
  3442. QDF_STATUS dp_set_pdev_pcp_tid_map_wifi3(ol_txrx_soc_handle psoc,
  3443. uint8_t pdev_id,
  3444. uint8_t pcp, uint8_t tid)
  3445. {
  3446. struct dp_soc *soc = (struct dp_soc *)psoc;
  3447. soc->pcp_tid_map[pcp] = tid;
  3448. hal_tx_update_pcp_tid_map(soc->hal_soc, pcp, tid);
  3449. return QDF_STATUS_SUCCESS;
  3450. }
  3451. /**
  3452. * dp_set_vdev_pcp_tid_map_wifi3() - update pcp tid map in vdev
  3453. * @soc_hdl: DP soc handle
  3454. * @vdev_id: id of DP_VDEV handle
  3455. * @pcp: pcp value
  3456. * @tid: tid value passed by the user
  3457. *
  3458. * Return: QDF_STATUS_SUCCESS on success
  3459. */
  3460. QDF_STATUS dp_set_vdev_pcp_tid_map_wifi3(struct cdp_soc_t *soc_hdl,
  3461. uint8_t vdev_id,
  3462. uint8_t pcp, uint8_t tid)
  3463. {
  3464. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  3465. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  3466. DP_MOD_ID_CDP);
  3467. if (!vdev)
  3468. return QDF_STATUS_E_FAILURE;
  3469. vdev->pcp_tid_map[pcp] = tid;
  3470. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  3471. return QDF_STATUS_SUCCESS;
  3472. }
  3473. #if defined(FEATURE_RUNTIME_PM) || defined(DP_POWER_SAVE)
  3474. void dp_drain_txrx(struct cdp_soc_t *soc_handle)
  3475. {
  3476. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  3477. uint32_t cur_tx_limit, cur_rx_limit;
  3478. uint32_t budget = 0xffff;
  3479. uint32_t val;
  3480. int i;
  3481. int cpu = dp_srng_get_cpu();
  3482. cur_tx_limit = soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit;
  3483. cur_rx_limit = soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit;
  3484. /* Temporarily increase soft irq limits when going to drain
  3485. * the UMAC/LMAC SRNGs and restore them after polling.
  3486. * Though the budget is on higher side, the TX/RX reaping loops
  3487. * will not execute longer as both TX and RX would be suspended
  3488. * by the time this API is called.
  3489. */
  3490. dp_update_soft_irq_limits(soc, budget, budget);
  3491. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  3492. dp_service_srngs(&soc->intr_ctx[i], budget, cpu);
  3493. dp_update_soft_irq_limits(soc, cur_tx_limit, cur_rx_limit);
  3494. /* Do a dummy read at offset 0; this will ensure all
  3495. * pendings writes(HP/TP) are flushed before read returns.
  3496. */
  3497. val = HAL_REG_READ((struct hal_soc *)soc->hal_soc, 0);
  3498. dp_debug("Register value at offset 0: %u\n", val);
  3499. }
  3500. #endif
  3501. #if defined(DP_POWER_SAVE) || defined(FEATURE_RUNTIME_PM)
  3502. /**
  3503. * dp_flush_ring_hptp() - Update ring shadow
  3504. * register HP/TP address when runtime
  3505. * resume
  3506. * @soc: DP soc context
  3507. * @hal_srng: srng
  3508. *
  3509. * Return: None
  3510. */
  3511. static void dp_flush_ring_hptp(struct dp_soc *soc, hal_ring_handle_t hal_srng)
  3512. {
  3513. if (hal_srng && hal_srng_get_clear_event(hal_srng,
  3514. HAL_SRNG_FLUSH_EVENT)) {
  3515. /* Acquire the lock */
  3516. hal_srng_access_start(soc->hal_soc, hal_srng);
  3517. hal_srng_access_end(soc->hal_soc, hal_srng);
  3518. hal_srng_set_flush_last_ts(hal_srng);
  3519. dp_debug("flushed");
  3520. }
  3521. }
  3522. void dp_update_ring_hptp(struct dp_soc *soc, bool force_flush_tx)
  3523. {
  3524. uint8_t i;
  3525. if (force_flush_tx) {
  3526. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3527. hal_srng_set_event(soc->tcl_data_ring[i].hal_srng,
  3528. HAL_SRNG_FLUSH_EVENT);
  3529. dp_flush_ring_hptp(soc, soc->tcl_data_ring[i].hal_srng);
  3530. }
  3531. return;
  3532. }
  3533. for (i = 0; i < soc->num_tcl_data_rings; i++)
  3534. dp_flush_ring_hptp(soc, soc->tcl_data_ring[i].hal_srng);
  3535. dp_flush_ring_hptp(soc, soc->reo_cmd_ring.hal_srng);
  3536. }
  3537. #endif
  3538. #ifdef WLAN_FEATURE_STATS_EXT
  3539. /* rx hw stats event wait timeout in ms */
  3540. #define DP_REO_STATUS_STATS_TIMEOUT 100
  3541. /**
  3542. * dp_rx_hw_stats_cb() - request rx hw stats response callback
  3543. * @soc: soc handle
  3544. * @cb_ctxt: callback context
  3545. * @reo_status: reo command response status
  3546. *
  3547. * Return: None
  3548. */
  3549. static void dp_rx_hw_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  3550. union hal_reo_status *reo_status)
  3551. {
  3552. struct dp_req_rx_hw_stats_t *rx_hw_stats = cb_ctxt;
  3553. struct hal_reo_queue_status *queue_status = &reo_status->queue_status;
  3554. bool is_query_timeout;
  3555. qdf_spin_lock_bh(&soc->rx_hw_stats_lock);
  3556. is_query_timeout = rx_hw_stats->is_query_timeout;
  3557. /* free the cb_ctxt if all pending tid stats query is received */
  3558. if (qdf_atomic_dec_and_test(&rx_hw_stats->pending_tid_stats_cnt)) {
  3559. if (!is_query_timeout) {
  3560. qdf_event_set(&soc->rx_hw_stats_event);
  3561. soc->is_last_stats_ctx_init = false;
  3562. }
  3563. qdf_mem_free(rx_hw_stats);
  3564. }
  3565. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  3566. dp_info("REO stats failure %d",
  3567. queue_status->header.status);
  3568. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  3569. return;
  3570. }
  3571. if (!is_query_timeout) {
  3572. soc->ext_stats.rx_mpdu_received +=
  3573. queue_status->mpdu_frms_cnt;
  3574. soc->ext_stats.rx_mpdu_missed +=
  3575. queue_status->hole_cnt;
  3576. }
  3577. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  3578. }
  3579. /**
  3580. * dp_request_rx_hw_stats() - request rx hardware stats
  3581. * @soc_hdl: soc handle
  3582. * @vdev_id: vdev id
  3583. *
  3584. * Return: None
  3585. */
  3586. QDF_STATUS
  3587. dp_request_rx_hw_stats(struct cdp_soc_t *soc_hdl, uint8_t vdev_id)
  3588. {
  3589. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  3590. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  3591. DP_MOD_ID_CDP);
  3592. struct dp_peer *peer = NULL;
  3593. QDF_STATUS status;
  3594. struct dp_req_rx_hw_stats_t *rx_hw_stats;
  3595. int rx_stats_sent_cnt = 0;
  3596. uint32_t last_rx_mpdu_received;
  3597. uint32_t last_rx_mpdu_missed;
  3598. if (!vdev) {
  3599. dp_err("vdev is null for vdev_id: %u", vdev_id);
  3600. status = QDF_STATUS_E_INVAL;
  3601. goto out;
  3602. }
  3603. peer = dp_vdev_bss_peer_ref_n_get(soc, vdev, DP_MOD_ID_CDP);
  3604. if (!peer) {
  3605. dp_err("Peer is NULL");
  3606. status = QDF_STATUS_E_INVAL;
  3607. goto out;
  3608. }
  3609. rx_hw_stats = qdf_mem_malloc(sizeof(*rx_hw_stats));
  3610. if (!rx_hw_stats) {
  3611. dp_err("malloc failed for hw stats structure");
  3612. status = QDF_STATUS_E_INVAL;
  3613. goto out;
  3614. }
  3615. qdf_event_reset(&soc->rx_hw_stats_event);
  3616. qdf_spin_lock_bh(&soc->rx_hw_stats_lock);
  3617. /* save the last soc cumulative stats and reset it to 0 */
  3618. last_rx_mpdu_received = soc->ext_stats.rx_mpdu_received;
  3619. last_rx_mpdu_missed = soc->ext_stats.rx_mpdu_missed;
  3620. soc->ext_stats.rx_mpdu_received = 0;
  3621. soc->ext_stats.rx_mpdu_missed = 0;
  3622. dp_debug("HW stats query start");
  3623. rx_stats_sent_cnt =
  3624. dp_peer_rxtid_stats(peer, dp_rx_hw_stats_cb, rx_hw_stats);
  3625. if (!rx_stats_sent_cnt) {
  3626. dp_err("no tid stats sent successfully");
  3627. qdf_mem_free(rx_hw_stats);
  3628. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  3629. status = QDF_STATUS_E_INVAL;
  3630. goto out;
  3631. }
  3632. qdf_atomic_set(&rx_hw_stats->pending_tid_stats_cnt,
  3633. rx_stats_sent_cnt);
  3634. rx_hw_stats->is_query_timeout = false;
  3635. soc->is_last_stats_ctx_init = true;
  3636. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  3637. status = qdf_wait_single_event(&soc->rx_hw_stats_event,
  3638. DP_REO_STATUS_STATS_TIMEOUT);
  3639. dp_debug("HW stats query end with %d", rx_stats_sent_cnt);
  3640. qdf_spin_lock_bh(&soc->rx_hw_stats_lock);
  3641. if (status != QDF_STATUS_SUCCESS) {
  3642. dp_info("partial rx hw stats event collected with %d",
  3643. qdf_atomic_read(
  3644. &rx_hw_stats->pending_tid_stats_cnt));
  3645. if (soc->is_last_stats_ctx_init)
  3646. rx_hw_stats->is_query_timeout = true;
  3647. /*
  3648. * If query timeout happened, use the last saved stats
  3649. * for this time query.
  3650. */
  3651. soc->ext_stats.rx_mpdu_received = last_rx_mpdu_received;
  3652. soc->ext_stats.rx_mpdu_missed = last_rx_mpdu_missed;
  3653. DP_STATS_INC(soc, rx.rx_hw_stats_timeout, 1);
  3654. }
  3655. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  3656. out:
  3657. if (peer)
  3658. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  3659. if (vdev)
  3660. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  3661. DP_STATS_INC(soc, rx.rx_hw_stats_requested, 1);
  3662. return status;
  3663. }
  3664. /**
  3665. * dp_reset_rx_hw_ext_stats() - Reset rx hardware ext stats
  3666. * @soc_hdl: soc handle
  3667. *
  3668. * Return: None
  3669. */
  3670. void dp_reset_rx_hw_ext_stats(struct cdp_soc_t *soc_hdl)
  3671. {
  3672. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  3673. soc->ext_stats.rx_mpdu_received = 0;
  3674. soc->ext_stats.rx_mpdu_missed = 0;
  3675. }
  3676. #endif /* WLAN_FEATURE_STATS_EXT */
  3677. uint32_t dp_get_tx_rings_grp_bitmap(struct cdp_soc_t *soc_hdl)
  3678. {
  3679. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  3680. return soc->wlan_cfg_ctx->tx_rings_grp_bitmap;
  3681. }
  3682. void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  3683. {
  3684. uint32_t i;
  3685. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  3686. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  3687. }
  3688. }
  3689. qdf_export_symbol(dp_soc_set_txrx_ring_map);
  3690. static void dp_soc_cfg_dump(struct dp_soc *soc, uint32_t target_type)
  3691. {
  3692. dp_init_info("DP soc Dump for Target = %d", target_type);
  3693. dp_init_info("ast_override_support = %d, da_war_enabled = %d,",
  3694. soc->ast_override_support, soc->da_war_enabled);
  3695. wlan_cfg_dp_soc_ctx_dump(soc->wlan_cfg_ctx);
  3696. }
  3697. /**
  3698. * dp_soc_cfg_init() - initialize target specific configuration
  3699. * during dp_soc_init
  3700. * @soc: dp soc handle
  3701. */
  3702. static void dp_soc_cfg_init(struct dp_soc *soc)
  3703. {
  3704. uint32_t target_type;
  3705. target_type = hal_get_target_type(soc->hal_soc);
  3706. switch (target_type) {
  3707. case TARGET_TYPE_QCA6290:
  3708. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  3709. REO_DST_RING_SIZE_QCA6290);
  3710. soc->ast_override_support = 1;
  3711. soc->da_war_enabled = false;
  3712. break;
  3713. case TARGET_TYPE_QCA6390:
  3714. case TARGET_TYPE_QCA6490:
  3715. case TARGET_TYPE_QCA6750:
  3716. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  3717. REO_DST_RING_SIZE_QCA6290);
  3718. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  3719. soc->ast_override_support = 1;
  3720. if (soc->cdp_soc.ol_ops->get_con_mode &&
  3721. soc->cdp_soc.ol_ops->get_con_mode() ==
  3722. QDF_GLOBAL_MONITOR_MODE) {
  3723. int int_ctx;
  3724. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  3725. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  3726. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  3727. }
  3728. }
  3729. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  3730. break;
  3731. case TARGET_TYPE_KIWI:
  3732. case TARGET_TYPE_MANGO:
  3733. case TARGET_TYPE_PEACH:
  3734. soc->ast_override_support = 1;
  3735. soc->per_tid_basize_max_tid = 8;
  3736. if (soc->cdp_soc.ol_ops->get_con_mode &&
  3737. soc->cdp_soc.ol_ops->get_con_mode() ==
  3738. QDF_GLOBAL_MONITOR_MODE) {
  3739. int int_ctx;
  3740. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS;
  3741. int_ctx++) {
  3742. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  3743. if (dp_is_monitor_mode_using_poll(soc))
  3744. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  3745. }
  3746. }
  3747. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  3748. soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev = 1;
  3749. break;
  3750. case TARGET_TYPE_QCA8074:
  3751. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  3752. soc->da_war_enabled = true;
  3753. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  3754. break;
  3755. case TARGET_TYPE_QCA8074V2:
  3756. case TARGET_TYPE_QCA6018:
  3757. case TARGET_TYPE_QCA9574:
  3758. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  3759. soc->ast_override_support = 1;
  3760. soc->per_tid_basize_max_tid = 8;
  3761. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  3762. soc->da_war_enabled = false;
  3763. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  3764. break;
  3765. case TARGET_TYPE_QCN9000:
  3766. soc->ast_override_support = 1;
  3767. soc->da_war_enabled = false;
  3768. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  3769. soc->per_tid_basize_max_tid = 8;
  3770. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  3771. soc->lmac_polled_mode = 0;
  3772. soc->wbm_release_desc_rx_sg_support = 1;
  3773. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  3774. break;
  3775. case TARGET_TYPE_QCA5018:
  3776. case TARGET_TYPE_QCN6122:
  3777. case TARGET_TYPE_QCN9160:
  3778. soc->ast_override_support = 1;
  3779. soc->da_war_enabled = false;
  3780. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  3781. soc->per_tid_basize_max_tid = 8;
  3782. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS_11AX;
  3783. soc->disable_mac1_intr = 1;
  3784. soc->disable_mac2_intr = 1;
  3785. soc->wbm_release_desc_rx_sg_support = 1;
  3786. break;
  3787. case TARGET_TYPE_QCN9224:
  3788. soc->ast_override_support = 1;
  3789. soc->da_war_enabled = false;
  3790. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  3791. soc->per_tid_basize_max_tid = 8;
  3792. soc->wbm_release_desc_rx_sg_support = 1;
  3793. soc->rxdma2sw_rings_not_supported = 1;
  3794. soc->wbm_sg_last_msdu_war = 1;
  3795. soc->ast_offload_support = AST_OFFLOAD_ENABLE_STATUS;
  3796. soc->mec_fw_offload = FW_MEC_FW_OFFLOAD_ENABLED;
  3797. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  3798. wlan_cfg_set_txmon_hw_support(soc->wlan_cfg_ctx, true);
  3799. soc->host_ast_db_enable = cfg_get(soc->ctrl_psoc,
  3800. CFG_DP_HOST_AST_DB_ENABLE);
  3801. soc->features.wds_ext_ast_override_enable = true;
  3802. break;
  3803. case TARGET_TYPE_QCA5332:
  3804. case TARGET_TYPE_QCN6432:
  3805. soc->ast_override_support = 1;
  3806. soc->da_war_enabled = false;
  3807. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  3808. soc->per_tid_basize_max_tid = 8;
  3809. soc->wbm_release_desc_rx_sg_support = 1;
  3810. soc->rxdma2sw_rings_not_supported = 1;
  3811. soc->wbm_sg_last_msdu_war = 1;
  3812. soc->ast_offload_support = AST_OFFLOAD_ENABLE_STATUS;
  3813. soc->mec_fw_offload = FW_MEC_FW_OFFLOAD_ENABLED;
  3814. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS_5332;
  3815. wlan_cfg_set_txmon_hw_support(soc->wlan_cfg_ctx, true);
  3816. soc->host_ast_db_enable = cfg_get(soc->ctrl_psoc,
  3817. CFG_DP_HOST_AST_DB_ENABLE);
  3818. soc->features.wds_ext_ast_override_enable = true;
  3819. break;
  3820. default:
  3821. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  3822. qdf_assert_always(0);
  3823. break;
  3824. }
  3825. dp_soc_cfg_dump(soc, target_type);
  3826. }
  3827. /**
  3828. * dp_soc_init() - Initialize txrx SOC
  3829. * @soc: Opaque DP SOC handle
  3830. * @htc_handle: Opaque HTC handle
  3831. * @hif_handle: Opaque HIF handle
  3832. *
  3833. * Return: DP SOC handle on success, NULL on failure
  3834. */
  3835. void *dp_soc_init(struct dp_soc *soc, HTC_HANDLE htc_handle,
  3836. struct hif_opaque_softc *hif_handle)
  3837. {
  3838. struct htt_soc *htt_soc = (struct htt_soc *)soc->htt_handle;
  3839. bool is_monitor_mode = false;
  3840. uint8_t i;
  3841. int num_dp_msi;
  3842. bool ppeds_attached = false;
  3843. htt_soc = htt_soc_attach(soc, htc_handle);
  3844. if (!htt_soc)
  3845. goto fail1;
  3846. soc->htt_handle = htt_soc;
  3847. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  3848. goto fail2;
  3849. htt_set_htc_handle(htt_soc, htc_handle);
  3850. dp_soc_cfg_init(soc);
  3851. dp_monitor_soc_cfg_init(soc);
  3852. /* Reset/Initialize wbm sg list and flags */
  3853. dp_rx_wbm_sg_list_reset(soc);
  3854. /* Note: Any SRNG ring initialization should happen only after
  3855. * Interrupt mode is set and followed by filling up the
  3856. * interrupt mask. IT SHOULD ALWAYS BE IN THIS ORDER.
  3857. */
  3858. dp_soc_set_interrupt_mode(soc);
  3859. if (soc->cdp_soc.ol_ops->get_con_mode &&
  3860. soc->cdp_soc.ol_ops->get_con_mode() ==
  3861. QDF_GLOBAL_MONITOR_MODE) {
  3862. is_monitor_mode = true;
  3863. soc->curr_rx_pkt_tlv_size = soc->rx_mon_pkt_tlv_size;
  3864. } else {
  3865. soc->curr_rx_pkt_tlv_size = soc->rx_pkt_tlv_size;
  3866. }
  3867. num_dp_msi = dp_get_num_msi_available(soc, soc->intr_mode);
  3868. if (num_dp_msi < 0) {
  3869. dp_init_err("%pK: dp_interrupt assignment failed", soc);
  3870. goto fail3;
  3871. }
  3872. if (soc->arch_ops.ppeds_handle_attached)
  3873. ppeds_attached = soc->arch_ops.ppeds_handle_attached(soc);
  3874. wlan_cfg_fill_interrupt_mask(soc->wlan_cfg_ctx, num_dp_msi,
  3875. soc->intr_mode, is_monitor_mode,
  3876. ppeds_attached);
  3877. /* initialize WBM_IDLE_LINK ring */
  3878. if (dp_hw_link_desc_ring_init(soc)) {
  3879. dp_init_err("%pK: dp_hw_link_desc_ring_init failed", soc);
  3880. goto fail3;
  3881. }
  3882. dp_link_desc_ring_replenish(soc, WLAN_INVALID_PDEV_ID);
  3883. if (dp_soc_srng_init(soc)) {
  3884. dp_init_err("%pK: dp_soc_srng_init failed", soc);
  3885. goto fail4;
  3886. }
  3887. if (htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc,
  3888. htt_get_htc_handle(htt_soc),
  3889. soc->hal_soc, soc->osdev) == NULL)
  3890. goto fail5;
  3891. /* Initialize descriptors in TCL Rings */
  3892. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3893. hal_tx_init_data_ring(soc->hal_soc,
  3894. soc->tcl_data_ring[i].hal_srng);
  3895. }
  3896. if (dp_soc_tx_desc_sw_pools_init(soc)) {
  3897. dp_init_err("%pK: dp_tx_soc_attach failed", soc);
  3898. goto fail6;
  3899. }
  3900. if (soc->arch_ops.txrx_soc_ppeds_start) {
  3901. if (soc->arch_ops.txrx_soc_ppeds_start(soc)) {
  3902. dp_init_err("%pK: ppeds start failed", soc);
  3903. goto fail7;
  3904. }
  3905. }
  3906. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  3907. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  3908. soc->cce_disable = false;
  3909. soc->max_ast_ageout_count = MAX_AST_AGEOUT_COUNT;
  3910. soc->sta_mode_search_policy = DP_TX_ADDR_SEARCH_ADDR_POLICY;
  3911. qdf_mem_zero(&soc->vdev_id_map, sizeof(soc->vdev_id_map));
  3912. qdf_spinlock_create(&soc->vdev_map_lock);
  3913. qdf_atomic_init(&soc->num_tx_outstanding);
  3914. qdf_atomic_init(&soc->num_tx_exception);
  3915. soc->num_tx_allowed =
  3916. wlan_cfg_get_dp_soc_tx_device_limit(soc->wlan_cfg_ctx);
  3917. soc->num_tx_spl_allowed =
  3918. wlan_cfg_get_dp_soc_tx_spl_device_limit(soc->wlan_cfg_ctx);
  3919. soc->num_reg_tx_allowed = soc->num_tx_allowed - soc->num_tx_spl_allowed;
  3920. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  3921. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  3922. CDP_CFG_MAX_PEER_ID);
  3923. if (ret != -EINVAL)
  3924. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  3925. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  3926. CDP_CFG_CCE_DISABLE);
  3927. if (ret == 1)
  3928. soc->cce_disable = true;
  3929. }
  3930. /*
  3931. * Skip registering hw ring interrupts for WMAC2 on IPQ6018
  3932. * and IPQ5018 WMAC2 is not there in these platforms.
  3933. */
  3934. if (hal_get_target_type(soc->hal_soc) == TARGET_TYPE_QCA6018 ||
  3935. soc->disable_mac2_intr)
  3936. dp_soc_disable_unused_mac_intr_mask(soc, 0x2);
  3937. /*
  3938. * Skip registering hw ring interrupts for WMAC1 on IPQ5018
  3939. * WMAC1 is not there in this platform.
  3940. */
  3941. if (soc->disable_mac1_intr)
  3942. dp_soc_disable_unused_mac_intr_mask(soc, 0x1);
  3943. /* setup the global rx defrag waitlist */
  3944. TAILQ_INIT(&soc->rx.defrag.waitlist);
  3945. soc->rx.defrag.timeout_ms =
  3946. wlan_cfg_get_rx_defrag_min_timeout(soc->wlan_cfg_ctx);
  3947. soc->rx.defrag.next_flush_ms = 0;
  3948. soc->rx.flags.defrag_timeout_check =
  3949. wlan_cfg_get_defrag_timeout_check(soc->wlan_cfg_ctx);
  3950. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  3951. dp_monitor_soc_init(soc);
  3952. qdf_atomic_set(&soc->cmn_init_done, 1);
  3953. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  3954. qdf_spinlock_create(&soc->ast_lock);
  3955. dp_peer_mec_spinlock_create(soc);
  3956. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  3957. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  3958. INIT_RX_HW_STATS_LOCK(soc);
  3959. qdf_nbuf_queue_init(&soc->invalid_buf_queue);
  3960. /* fill the tx/rx cpu ring map*/
  3961. dp_soc_set_txrx_ring_map(soc);
  3962. TAILQ_INIT(&soc->inactive_peer_list);
  3963. qdf_spinlock_create(&soc->inactive_peer_list_lock);
  3964. TAILQ_INIT(&soc->inactive_vdev_list);
  3965. qdf_spinlock_create(&soc->inactive_vdev_list_lock);
  3966. qdf_spinlock_create(&soc->htt_stats.lock);
  3967. /* initialize work queue for stats processing */
  3968. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3969. dp_reo_desc_deferred_freelist_create(soc);
  3970. dp_info("Mem stats: DMA = %u HEAP = %u SKB = %u",
  3971. qdf_dma_mem_stats_read(),
  3972. qdf_heap_mem_stats_read(),
  3973. qdf_skb_total_mem_stats_read());
  3974. soc->vdev_stats_id_map = 0;
  3975. return soc;
  3976. fail7:
  3977. dp_soc_tx_desc_sw_pools_deinit(soc);
  3978. fail6:
  3979. htt_soc_htc_dealloc(soc->htt_handle);
  3980. fail5:
  3981. dp_soc_srng_deinit(soc);
  3982. fail4:
  3983. dp_hw_link_desc_ring_deinit(soc);
  3984. fail3:
  3985. htt_htc_pkt_pool_free(htt_soc);
  3986. fail2:
  3987. htt_soc_detach(htt_soc);
  3988. fail1:
  3989. return NULL;
  3990. }
  3991. #ifndef WLAN_DP_DISABLE_TCL_CMD_CRED_SRNG
  3992. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_init(struct dp_soc *soc)
  3993. {
  3994. QDF_STATUS status;
  3995. if (soc->init_tcl_cmd_cred_ring) {
  3996. status = dp_srng_init(soc, &soc->tcl_cmd_credit_ring,
  3997. TCL_CMD_CREDIT, 0, 0);
  3998. if (QDF_IS_STATUS_ERROR(status))
  3999. return status;
  4000. wlan_minidump_log(soc->tcl_cmd_credit_ring.base_vaddr_unaligned,
  4001. soc->tcl_cmd_credit_ring.alloc_size,
  4002. soc->ctrl_psoc,
  4003. WLAN_MD_DP_SRNG_TCL_CMD,
  4004. "wbm_desc_rel_ring");
  4005. }
  4006. return QDF_STATUS_SUCCESS;
  4007. }
  4008. static inline void dp_soc_tcl_cmd_cred_srng_deinit(struct dp_soc *soc)
  4009. {
  4010. if (soc->init_tcl_cmd_cred_ring) {
  4011. wlan_minidump_remove(soc->tcl_cmd_credit_ring.base_vaddr_unaligned,
  4012. soc->tcl_cmd_credit_ring.alloc_size,
  4013. soc->ctrl_psoc, WLAN_MD_DP_SRNG_TCL_CMD,
  4014. "wbm_desc_rel_ring");
  4015. dp_srng_deinit(soc, &soc->tcl_cmd_credit_ring,
  4016. TCL_CMD_CREDIT, 0);
  4017. }
  4018. }
  4019. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_alloc(struct dp_soc *soc)
  4020. {
  4021. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  4022. uint32_t entries;
  4023. QDF_STATUS status;
  4024. entries = wlan_cfg_get_dp_soc_tcl_cmd_credit_ring_size(soc_cfg_ctx);
  4025. if (soc->init_tcl_cmd_cred_ring) {
  4026. status = dp_srng_alloc(soc, &soc->tcl_cmd_credit_ring,
  4027. TCL_CMD_CREDIT, entries, 0);
  4028. if (QDF_IS_STATUS_ERROR(status))
  4029. return status;
  4030. }
  4031. return QDF_STATUS_SUCCESS;
  4032. }
  4033. static inline void dp_soc_tcl_cmd_cred_srng_free(struct dp_soc *soc)
  4034. {
  4035. if (soc->init_tcl_cmd_cred_ring)
  4036. dp_srng_free(soc, &soc->tcl_cmd_credit_ring);
  4037. }
  4038. inline void dp_tx_init_cmd_credit_ring(struct dp_soc *soc)
  4039. {
  4040. if (soc->init_tcl_cmd_cred_ring)
  4041. hal_tx_init_cmd_credit_ring(soc->hal_soc,
  4042. soc->tcl_cmd_credit_ring.hal_srng);
  4043. }
  4044. #else
  4045. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_init(struct dp_soc *soc)
  4046. {
  4047. return QDF_STATUS_SUCCESS;
  4048. }
  4049. static inline void dp_soc_tcl_cmd_cred_srng_deinit(struct dp_soc *soc)
  4050. {
  4051. }
  4052. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_alloc(struct dp_soc *soc)
  4053. {
  4054. return QDF_STATUS_SUCCESS;
  4055. }
  4056. static inline void dp_soc_tcl_cmd_cred_srng_free(struct dp_soc *soc)
  4057. {
  4058. }
  4059. inline void dp_tx_init_cmd_credit_ring(struct dp_soc *soc)
  4060. {
  4061. }
  4062. #endif
  4063. #ifndef WLAN_DP_DISABLE_TCL_STATUS_SRNG
  4064. static inline QDF_STATUS dp_soc_tcl_status_srng_init(struct dp_soc *soc)
  4065. {
  4066. QDF_STATUS status;
  4067. status = dp_srng_init(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0);
  4068. if (QDF_IS_STATUS_ERROR(status))
  4069. return status;
  4070. wlan_minidump_log(soc->tcl_status_ring.base_vaddr_unaligned,
  4071. soc->tcl_status_ring.alloc_size,
  4072. soc->ctrl_psoc,
  4073. WLAN_MD_DP_SRNG_TCL_STATUS,
  4074. "wbm_desc_rel_ring");
  4075. return QDF_STATUS_SUCCESS;
  4076. }
  4077. static inline void dp_soc_tcl_status_srng_deinit(struct dp_soc *soc)
  4078. {
  4079. wlan_minidump_remove(soc->tcl_status_ring.base_vaddr_unaligned,
  4080. soc->tcl_status_ring.alloc_size,
  4081. soc->ctrl_psoc, WLAN_MD_DP_SRNG_TCL_STATUS,
  4082. "wbm_desc_rel_ring");
  4083. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  4084. }
  4085. static inline QDF_STATUS dp_soc_tcl_status_srng_alloc(struct dp_soc *soc)
  4086. {
  4087. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  4088. uint32_t entries;
  4089. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4090. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  4091. status = dp_srng_alloc(soc, &soc->tcl_status_ring,
  4092. TCL_STATUS, entries, 0);
  4093. return status;
  4094. }
  4095. static inline void dp_soc_tcl_status_srng_free(struct dp_soc *soc)
  4096. {
  4097. dp_srng_free(soc, &soc->tcl_status_ring);
  4098. }
  4099. #else
  4100. static inline QDF_STATUS dp_soc_tcl_status_srng_init(struct dp_soc *soc)
  4101. {
  4102. return QDF_STATUS_SUCCESS;
  4103. }
  4104. static inline void dp_soc_tcl_status_srng_deinit(struct dp_soc *soc)
  4105. {
  4106. }
  4107. static inline QDF_STATUS dp_soc_tcl_status_srng_alloc(struct dp_soc *soc)
  4108. {
  4109. return QDF_STATUS_SUCCESS;
  4110. }
  4111. static inline void dp_soc_tcl_status_srng_free(struct dp_soc *soc)
  4112. {
  4113. }
  4114. #endif
  4115. /**
  4116. * dp_soc_srng_deinit() - de-initialize soc srng rings
  4117. * @soc: Datapath soc handle
  4118. *
  4119. */
  4120. void dp_soc_srng_deinit(struct dp_soc *soc)
  4121. {
  4122. uint32_t i;
  4123. if (soc->arch_ops.txrx_soc_srng_deinit)
  4124. soc->arch_ops.txrx_soc_srng_deinit(soc);
  4125. /* Free the ring memories */
  4126. /* Common rings */
  4127. wlan_minidump_remove(soc->wbm_desc_rel_ring.base_vaddr_unaligned,
  4128. soc->wbm_desc_rel_ring.alloc_size,
  4129. soc->ctrl_psoc, WLAN_MD_DP_SRNG_WBM_DESC_REL,
  4130. "wbm_desc_rel_ring");
  4131. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  4132. /* Tx data rings */
  4133. for (i = 0; i < soc->num_tcl_data_rings; i++)
  4134. dp_deinit_tx_pair_by_index(soc, i);
  4135. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4136. dp_deinit_tx_pair_by_index(soc, IPA_TCL_DATA_RING_IDX);
  4137. dp_ipa_deinit_alt_tx_ring(soc);
  4138. }
  4139. /* TCL command and status rings */
  4140. dp_soc_tcl_cmd_cred_srng_deinit(soc);
  4141. dp_soc_tcl_status_srng_deinit(soc);
  4142. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  4143. /* TODO: Get number of rings and ring sizes
  4144. * from wlan_cfg
  4145. */
  4146. wlan_minidump_remove(soc->reo_dest_ring[i].base_vaddr_unaligned,
  4147. soc->reo_dest_ring[i].alloc_size,
  4148. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_DEST,
  4149. "reo_dest_ring");
  4150. dp_srng_deinit(soc, &soc->reo_dest_ring[i], REO_DST, i);
  4151. }
  4152. /* REO reinjection ring */
  4153. wlan_minidump_remove(soc->reo_reinject_ring.base_vaddr_unaligned,
  4154. soc->reo_reinject_ring.alloc_size,
  4155. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_REINJECT,
  4156. "reo_reinject_ring");
  4157. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  4158. /* Rx release ring */
  4159. wlan_minidump_remove(soc->rx_rel_ring.base_vaddr_unaligned,
  4160. soc->rx_rel_ring.alloc_size,
  4161. soc->ctrl_psoc, WLAN_MD_DP_SRNG_RX_REL,
  4162. "reo_release_ring");
  4163. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  4164. /* Rx exception ring */
  4165. /* TODO: Better to store ring_type and ring_num in
  4166. * dp_srng during setup
  4167. */
  4168. wlan_minidump_remove(soc->reo_exception_ring.base_vaddr_unaligned,
  4169. soc->reo_exception_ring.alloc_size,
  4170. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_EXCEPTION,
  4171. "reo_exception_ring");
  4172. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  4173. /* REO command and status rings */
  4174. wlan_minidump_remove(soc->reo_cmd_ring.base_vaddr_unaligned,
  4175. soc->reo_cmd_ring.alloc_size,
  4176. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_CMD,
  4177. "reo_cmd_ring");
  4178. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  4179. wlan_minidump_remove(soc->reo_status_ring.base_vaddr_unaligned,
  4180. soc->reo_status_ring.alloc_size,
  4181. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_STATUS,
  4182. "reo_status_ring");
  4183. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  4184. }
  4185. /**
  4186. * dp_soc_srng_init() - Initialize soc level srng rings
  4187. * @soc: Datapath soc handle
  4188. *
  4189. * Return: QDF_STATUS_SUCCESS on success
  4190. * QDF_STATUS_E_FAILURE on failure
  4191. */
  4192. QDF_STATUS dp_soc_srng_init(struct dp_soc *soc)
  4193. {
  4194. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  4195. uint8_t i;
  4196. uint8_t wbm2_sw_rx_rel_ring_id;
  4197. soc_cfg_ctx = soc->wlan_cfg_ctx;
  4198. dp_enable_verbose_debug(soc);
  4199. /* WBM descriptor release ring */
  4200. if (dp_srng_init(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0)) {
  4201. dp_init_err("%pK: dp_srng_init failed for wbm_desc_rel_ring", soc);
  4202. goto fail1;
  4203. }
  4204. wlan_minidump_log(soc->wbm_desc_rel_ring.base_vaddr_unaligned,
  4205. soc->wbm_desc_rel_ring.alloc_size,
  4206. soc->ctrl_psoc,
  4207. WLAN_MD_DP_SRNG_WBM_DESC_REL,
  4208. "wbm_desc_rel_ring");
  4209. /* TCL command and status rings */
  4210. if (dp_soc_tcl_cmd_cred_srng_init(soc)) {
  4211. dp_init_err("%pK: dp_srng_init failed for tcl_cmd_ring", soc);
  4212. goto fail1;
  4213. }
  4214. if (dp_soc_tcl_status_srng_init(soc)) {
  4215. dp_init_err("%pK: dp_srng_init failed for tcl_status_ring", soc);
  4216. goto fail1;
  4217. }
  4218. /* REO reinjection ring */
  4219. if (dp_srng_init(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0)) {
  4220. dp_init_err("%pK: dp_srng_init failed for reo_reinject_ring", soc);
  4221. goto fail1;
  4222. }
  4223. wlan_minidump_log(soc->reo_reinject_ring.base_vaddr_unaligned,
  4224. soc->reo_reinject_ring.alloc_size,
  4225. soc->ctrl_psoc,
  4226. WLAN_MD_DP_SRNG_REO_REINJECT,
  4227. "reo_reinject_ring");
  4228. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(soc_cfg_ctx);
  4229. /* Rx release ring */
  4230. if (dp_srng_init(soc, &soc->rx_rel_ring, WBM2SW_RELEASE,
  4231. wbm2_sw_rx_rel_ring_id, 0)) {
  4232. dp_init_err("%pK: dp_srng_init failed for rx_rel_ring", soc);
  4233. goto fail1;
  4234. }
  4235. wlan_minidump_log(soc->rx_rel_ring.base_vaddr_unaligned,
  4236. soc->rx_rel_ring.alloc_size,
  4237. soc->ctrl_psoc,
  4238. WLAN_MD_DP_SRNG_RX_REL,
  4239. "reo_release_ring");
  4240. /* Rx exception ring */
  4241. if (dp_srng_init(soc, &soc->reo_exception_ring,
  4242. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS)) {
  4243. dp_init_err("%pK: dp_srng_init failed - reo_exception", soc);
  4244. goto fail1;
  4245. }
  4246. wlan_minidump_log(soc->reo_exception_ring.base_vaddr_unaligned,
  4247. soc->reo_exception_ring.alloc_size,
  4248. soc->ctrl_psoc,
  4249. WLAN_MD_DP_SRNG_REO_EXCEPTION,
  4250. "reo_exception_ring");
  4251. /* REO command and status rings */
  4252. if (dp_srng_init(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0)) {
  4253. dp_init_err("%pK: dp_srng_init failed for reo_cmd_ring", soc);
  4254. goto fail1;
  4255. }
  4256. wlan_minidump_log(soc->reo_cmd_ring.base_vaddr_unaligned,
  4257. soc->reo_cmd_ring.alloc_size,
  4258. soc->ctrl_psoc,
  4259. WLAN_MD_DP_SRNG_REO_CMD,
  4260. "reo_cmd_ring");
  4261. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  4262. TAILQ_INIT(&soc->rx.reo_cmd_list);
  4263. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  4264. if (dp_srng_init(soc, &soc->reo_status_ring, REO_STATUS, 0, 0)) {
  4265. dp_init_err("%pK: dp_srng_init failed for reo_status_ring", soc);
  4266. goto fail1;
  4267. }
  4268. wlan_minidump_log(soc->reo_status_ring.base_vaddr_unaligned,
  4269. soc->reo_status_ring.alloc_size,
  4270. soc->ctrl_psoc,
  4271. WLAN_MD_DP_SRNG_REO_STATUS,
  4272. "reo_status_ring");
  4273. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  4274. if (dp_init_tx_ring_pair_by_index(soc, i))
  4275. goto fail1;
  4276. }
  4277. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4278. if (dp_init_tx_ring_pair_by_index(soc, IPA_TCL_DATA_RING_IDX))
  4279. goto fail1;
  4280. if (dp_ipa_init_alt_tx_ring(soc))
  4281. goto fail1;
  4282. }
  4283. dp_create_ext_stats_event(soc);
  4284. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  4285. /* Initialize REO destination ring */
  4286. if (dp_srng_init(soc, &soc->reo_dest_ring[i], REO_DST, i, 0)) {
  4287. dp_init_err("%pK: dp_srng_init failed for reo_dest_ringn", soc);
  4288. goto fail1;
  4289. }
  4290. wlan_minidump_log(soc->reo_dest_ring[i].base_vaddr_unaligned,
  4291. soc->reo_dest_ring[i].alloc_size,
  4292. soc->ctrl_psoc,
  4293. WLAN_MD_DP_SRNG_REO_DEST,
  4294. "reo_dest_ring");
  4295. }
  4296. if (soc->arch_ops.txrx_soc_srng_init) {
  4297. if (soc->arch_ops.txrx_soc_srng_init(soc)) {
  4298. dp_init_err("%pK: dp_srng_init failed for arch rings",
  4299. soc);
  4300. goto fail1;
  4301. }
  4302. }
  4303. return QDF_STATUS_SUCCESS;
  4304. fail1:
  4305. /*
  4306. * Cleanup will be done as part of soc_detach, which will
  4307. * be called on pdev attach failure
  4308. */
  4309. dp_soc_srng_deinit(soc);
  4310. return QDF_STATUS_E_FAILURE;
  4311. }
  4312. /**
  4313. * dp_soc_srng_free() - free soc level srng rings
  4314. * @soc: Datapath soc handle
  4315. *
  4316. */
  4317. void dp_soc_srng_free(struct dp_soc *soc)
  4318. {
  4319. uint32_t i;
  4320. if (soc->arch_ops.txrx_soc_srng_free)
  4321. soc->arch_ops.txrx_soc_srng_free(soc);
  4322. dp_srng_free(soc, &soc->wbm_desc_rel_ring);
  4323. for (i = 0; i < soc->num_tcl_data_rings; i++)
  4324. dp_free_tx_ring_pair_by_index(soc, i);
  4325. /* Free IPA rings for TCL_TX and TCL_COMPL ring */
  4326. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4327. dp_free_tx_ring_pair_by_index(soc, IPA_TCL_DATA_RING_IDX);
  4328. dp_ipa_free_alt_tx_ring(soc);
  4329. }
  4330. dp_soc_tcl_cmd_cred_srng_free(soc);
  4331. dp_soc_tcl_status_srng_free(soc);
  4332. for (i = 0; i < soc->num_reo_dest_rings; i++)
  4333. dp_srng_free(soc, &soc->reo_dest_ring[i]);
  4334. dp_srng_free(soc, &soc->reo_reinject_ring);
  4335. dp_srng_free(soc, &soc->rx_rel_ring);
  4336. dp_srng_free(soc, &soc->reo_exception_ring);
  4337. dp_srng_free(soc, &soc->reo_cmd_ring);
  4338. dp_srng_free(soc, &soc->reo_status_ring);
  4339. }
  4340. /**
  4341. * dp_soc_srng_alloc() - Allocate memory for soc level srng rings
  4342. * @soc: Datapath soc handle
  4343. *
  4344. * Return: QDF_STATUS_SUCCESS on success
  4345. * QDF_STATUS_E_NOMEM on failure
  4346. */
  4347. QDF_STATUS dp_soc_srng_alloc(struct dp_soc *soc)
  4348. {
  4349. uint32_t entries;
  4350. uint32_t i;
  4351. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  4352. uint32_t cached = WLAN_CFG_DST_RING_CACHED_DESC;
  4353. uint32_t reo_dst_ring_size;
  4354. soc_cfg_ctx = soc->wlan_cfg_ctx;
  4355. /* sw2wbm link descriptor release ring */
  4356. entries = wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx);
  4357. if (dp_srng_alloc(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE,
  4358. entries, 0)) {
  4359. dp_init_err("%pK: dp_srng_alloc failed for wbm_desc_rel_ring", soc);
  4360. goto fail1;
  4361. }
  4362. /* TCL command and status rings */
  4363. if (dp_soc_tcl_cmd_cred_srng_alloc(soc)) {
  4364. dp_init_err("%pK: dp_srng_alloc failed for tcl_cmd_ring", soc);
  4365. goto fail1;
  4366. }
  4367. if (dp_soc_tcl_status_srng_alloc(soc)) {
  4368. dp_init_err("%pK: dp_srng_alloc failed for tcl_status_ring", soc);
  4369. goto fail1;
  4370. }
  4371. /* REO reinjection ring */
  4372. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  4373. if (dp_srng_alloc(soc, &soc->reo_reinject_ring, REO_REINJECT,
  4374. entries, 0)) {
  4375. dp_init_err("%pK: dp_srng_alloc failed for reo_reinject_ring", soc);
  4376. goto fail1;
  4377. }
  4378. /* Rx release ring */
  4379. entries = wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx);
  4380. if (dp_srng_alloc(soc, &soc->rx_rel_ring, WBM2SW_RELEASE,
  4381. entries, 0)) {
  4382. dp_init_err("%pK: dp_srng_alloc failed for rx_rel_ring", soc);
  4383. goto fail1;
  4384. }
  4385. /* Rx exception ring */
  4386. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  4387. if (dp_srng_alloc(soc, &soc->reo_exception_ring, REO_EXCEPTION,
  4388. entries, 0)) {
  4389. dp_init_err("%pK: dp_srng_alloc failed - reo_exception", soc);
  4390. goto fail1;
  4391. }
  4392. /* REO command and status rings */
  4393. entries = wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx);
  4394. if (dp_srng_alloc(soc, &soc->reo_cmd_ring, REO_CMD, entries, 0)) {
  4395. dp_init_err("%pK: dp_srng_alloc failed for reo_cmd_ring", soc);
  4396. goto fail1;
  4397. }
  4398. entries = wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx);
  4399. if (dp_srng_alloc(soc, &soc->reo_status_ring, REO_STATUS,
  4400. entries, 0)) {
  4401. dp_init_err("%pK: dp_srng_alloc failed for reo_status_ring", soc);
  4402. goto fail1;
  4403. }
  4404. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc_cfg_ctx);
  4405. /* Disable cached desc if NSS offload is enabled */
  4406. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx))
  4407. cached = 0;
  4408. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  4409. if (dp_alloc_tx_ring_pair_by_index(soc, i))
  4410. goto fail1;
  4411. }
  4412. /* IPA rings for TCL_TX and TX_COMP will be allocated here */
  4413. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4414. if (dp_alloc_tx_ring_pair_by_index(soc, IPA_TCL_DATA_RING_IDX))
  4415. goto fail1;
  4416. if (dp_ipa_alloc_alt_tx_ring(soc))
  4417. goto fail1;
  4418. }
  4419. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  4420. /* Setup REO destination ring */
  4421. if (dp_srng_alloc(soc, &soc->reo_dest_ring[i], REO_DST,
  4422. reo_dst_ring_size, cached)) {
  4423. dp_init_err("%pK: dp_srng_alloc failed for reo_dest_ring", soc);
  4424. goto fail1;
  4425. }
  4426. }
  4427. if (soc->arch_ops.txrx_soc_srng_alloc) {
  4428. if (soc->arch_ops.txrx_soc_srng_alloc(soc)) {
  4429. dp_init_err("%pK: dp_srng_alloc failed for arch rings",
  4430. soc);
  4431. goto fail1;
  4432. }
  4433. }
  4434. return QDF_STATUS_SUCCESS;
  4435. fail1:
  4436. dp_soc_srng_free(soc);
  4437. return QDF_STATUS_E_NOMEM;
  4438. }
  4439. /**
  4440. * dp_soc_cfg_attach() - set target specific configuration in
  4441. * dp soc cfg.
  4442. * @soc: dp soc handle
  4443. */
  4444. void dp_soc_cfg_attach(struct dp_soc *soc)
  4445. {
  4446. int target_type;
  4447. int nss_cfg = 0;
  4448. target_type = hal_get_target_type(soc->hal_soc);
  4449. switch (target_type) {
  4450. case TARGET_TYPE_QCA6290:
  4451. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  4452. REO_DST_RING_SIZE_QCA6290);
  4453. break;
  4454. case TARGET_TYPE_QCA6390:
  4455. case TARGET_TYPE_QCA6490:
  4456. case TARGET_TYPE_QCA6750:
  4457. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  4458. REO_DST_RING_SIZE_QCA6290);
  4459. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  4460. break;
  4461. case TARGET_TYPE_KIWI:
  4462. case TARGET_TYPE_MANGO:
  4463. case TARGET_TYPE_PEACH:
  4464. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  4465. break;
  4466. case TARGET_TYPE_QCA8074:
  4467. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  4468. break;
  4469. case TARGET_TYPE_QCA8074V2:
  4470. case TARGET_TYPE_QCA6018:
  4471. case TARGET_TYPE_QCA9574:
  4472. case TARGET_TYPE_QCN6122:
  4473. case TARGET_TYPE_QCA5018:
  4474. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  4475. wlan_cfg_set_rxdma1_enable(soc->wlan_cfg_ctx);
  4476. break;
  4477. case TARGET_TYPE_QCN9160:
  4478. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  4479. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  4480. break;
  4481. case TARGET_TYPE_QCN9000:
  4482. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  4483. wlan_cfg_set_rxdma1_enable(soc->wlan_cfg_ctx);
  4484. break;
  4485. case TARGET_TYPE_QCN9224:
  4486. case TARGET_TYPE_QCA5332:
  4487. case TARGET_TYPE_QCN6432:
  4488. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  4489. wlan_cfg_set_rxdma1_enable(soc->wlan_cfg_ctx);
  4490. break;
  4491. default:
  4492. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  4493. qdf_assert_always(0);
  4494. break;
  4495. }
  4496. if (soc->cdp_soc.ol_ops->get_soc_nss_cfg)
  4497. nss_cfg = soc->cdp_soc.ol_ops->get_soc_nss_cfg(soc->ctrl_psoc);
  4498. wlan_cfg_set_dp_soc_nss_cfg(soc->wlan_cfg_ctx, nss_cfg);
  4499. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  4500. wlan_cfg_set_num_tx_desc_pool(soc->wlan_cfg_ctx, 0);
  4501. wlan_cfg_set_num_tx_ext_desc_pool(soc->wlan_cfg_ctx, 0);
  4502. wlan_cfg_set_num_tx_desc(soc->wlan_cfg_ctx, 0);
  4503. wlan_cfg_set_num_tx_ext_desc(soc->wlan_cfg_ctx, 0);
  4504. soc->init_tcl_cmd_cred_ring = false;
  4505. soc->num_tcl_data_rings =
  4506. wlan_cfg_num_nss_tcl_data_rings(soc->wlan_cfg_ctx);
  4507. soc->num_reo_dest_rings =
  4508. wlan_cfg_num_nss_reo_dest_rings(soc->wlan_cfg_ctx);
  4509. } else {
  4510. soc->init_tcl_cmd_cred_ring = true;
  4511. soc->num_tx_comp_rings =
  4512. wlan_cfg_num_tx_comp_rings(soc->wlan_cfg_ctx);
  4513. soc->num_tcl_data_rings =
  4514. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  4515. soc->num_reo_dest_rings =
  4516. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  4517. }
  4518. }
  4519. void dp_pdev_set_default_reo(struct dp_pdev *pdev)
  4520. {
  4521. struct dp_soc *soc = pdev->soc;
  4522. switch (pdev->pdev_id) {
  4523. case 0:
  4524. pdev->reo_dest =
  4525. wlan_cfg_radio0_default_reo_get(soc->wlan_cfg_ctx);
  4526. break;
  4527. case 1:
  4528. pdev->reo_dest =
  4529. wlan_cfg_radio1_default_reo_get(soc->wlan_cfg_ctx);
  4530. break;
  4531. case 2:
  4532. pdev->reo_dest =
  4533. wlan_cfg_radio2_default_reo_get(soc->wlan_cfg_ctx);
  4534. break;
  4535. default:
  4536. dp_init_err("%pK: Invalid pdev_id %d for reo selection",
  4537. soc, pdev->pdev_id);
  4538. break;
  4539. }
  4540. }