dp_be.c 84 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147
  1. /*
  2. * Copyright (c) 2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include <wlan_utility.h>
  20. #include <dp_internal.h>
  21. #include "dp_rings.h"
  22. #include <dp_htt.h>
  23. #include "dp_be.h"
  24. #include "dp_be_tx.h"
  25. #include "dp_be_rx.h"
  26. #ifdef WIFI_MONITOR_SUPPORT
  27. #if !defined(DISABLE_MON_CONFIG) && defined(QCA_MONITOR_2_0_SUPPORT)
  28. #include "dp_mon_2.0.h"
  29. #endif
  30. #include "dp_mon.h"
  31. #endif
  32. #include <hal_be_api.h>
  33. #ifdef WLAN_SUPPORT_PPEDS
  34. #include "be/dp_ppeds.h"
  35. #include <ppe_vp_public.h>
  36. #include <ppe_drv_sc.h>
  37. #endif
  38. /* Generic AST entry aging timer value */
  39. #define DP_AST_AGING_TIMER_DEFAULT_MS 5000
  40. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  41. #define DP_TX_VDEV_ID_CHECK_ENABLE 0
  42. static struct wlan_cfg_tcl_wbm_ring_num_map g_tcl_wbm_map_array[MAX_TCL_DATA_RINGS] = {
  43. {.tcl_ring_num = 0, .wbm_ring_num = 0, .wbm_rbm_id = HAL_BE_WBM_SW0_BM_ID, .for_ipa = 0},
  44. {1, 4, HAL_BE_WBM_SW4_BM_ID, 0},
  45. {2, 2, HAL_BE_WBM_SW2_BM_ID, 0},
  46. #ifdef QCA_WIFI_KIWI_V2
  47. {3, 5, HAL_BE_WBM_SW5_BM_ID, 0},
  48. {4, 6, HAL_BE_WBM_SW6_BM_ID, 0}
  49. #else
  50. {3, 6, HAL_BE_WBM_SW5_BM_ID, 0},
  51. {4, 7, HAL_BE_WBM_SW6_BM_ID, 0}
  52. #endif
  53. };
  54. #else
  55. #define DP_TX_VDEV_ID_CHECK_ENABLE 1
  56. static struct wlan_cfg_tcl_wbm_ring_num_map g_tcl_wbm_map_array[MAX_TCL_DATA_RINGS] = {
  57. {.tcl_ring_num = 0, .wbm_ring_num = 0, .wbm_rbm_id = HAL_BE_WBM_SW0_BM_ID, .for_ipa = 0},
  58. {1, 1, HAL_BE_WBM_SW1_BM_ID, 0},
  59. {2, 2, HAL_BE_WBM_SW2_BM_ID, 0},
  60. {3, 3, HAL_BE_WBM_SW3_BM_ID, 0},
  61. {4, 4, HAL_BE_WBM_SW4_BM_ID, 0}
  62. };
  63. #endif
  64. #ifdef WLAN_SUPPORT_PPEDS
  65. static struct cdp_ppeds_txrx_ops dp_ops_ppeds_be = {
  66. .ppeds_entry_attach = dp_ppeds_attach_vdev_be,
  67. .ppeds_entry_detach = dp_ppeds_detach_vdev_be,
  68. .ppeds_set_int_pri2tid = dp_ppeds_set_int_pri2tid_be,
  69. .ppeds_update_int_pri2tid = dp_ppeds_update_int_pri2tid_be,
  70. .ppeds_entry_dump = dp_ppeds_dump_ppe_vp_tbl_be,
  71. .ppeds_enable_pri2tid = dp_ppeds_vdev_enable_pri2tid_be,
  72. .ppeds_vp_setup_recovery = dp_ppeds_vp_setup_on_fw_recovery,
  73. .ppeds_stats_sync = dp_ppeds_stats_sync_be,
  74. };
  75. static void dp_ppeds_rings_status(struct dp_soc *soc)
  76. {
  77. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  78. dp_print_ring_stat_from_hal(soc, &be_soc->reo2ppe_ring, REO2PPE);
  79. dp_print_ring_stat_from_hal(soc, &be_soc->ppe2tcl_ring, PPE2TCL);
  80. dp_print_ring_stat_from_hal(soc, &be_soc->ppeds_wbm_release_ring,
  81. WBM2SW_RELEASE);
  82. }
  83. static void dp_ppeds_inuse_desc(struct dp_soc *soc)
  84. {
  85. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  86. DP_PRINT_STATS("PPE-DS Tx Descriptors in Use = %u num_free %u",
  87. be_soc->ppeds_tx_desc.num_allocated,
  88. be_soc->ppeds_tx_desc.num_free);
  89. }
  90. #endif
  91. static void dp_soc_cfg_attach_be(struct dp_soc *soc)
  92. {
  93. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  94. dp_soc_cfg_attach(soc);
  95. wlan_cfg_set_rx_rel_ring_id(soc_cfg_ctx, WBM2SW_REL_ERR_RING_NUM);
  96. soc->wlan_cfg_ctx->tcl_wbm_map_array = g_tcl_wbm_map_array;
  97. /* this is used only when dmac mode is enabled */
  98. soc->num_rx_refill_buf_rings = 1;
  99. soc->wlan_cfg_ctx->notify_frame_support =
  100. DP_MARK_NOTIFY_FRAME_SUPPORT;
  101. }
  102. qdf_size_t dp_get_context_size_be(enum dp_context_type context_type)
  103. {
  104. switch (context_type) {
  105. case DP_CONTEXT_TYPE_SOC:
  106. return sizeof(struct dp_soc_be);
  107. case DP_CONTEXT_TYPE_PDEV:
  108. return sizeof(struct dp_pdev_be);
  109. case DP_CONTEXT_TYPE_VDEV:
  110. return sizeof(struct dp_vdev_be);
  111. case DP_CONTEXT_TYPE_PEER:
  112. return sizeof(struct dp_peer_be);
  113. default:
  114. return 0;
  115. }
  116. }
  117. #ifdef DP_FEATURE_HW_COOKIE_CONVERSION
  118. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  119. /**
  120. * dp_cc_wbm_sw_en_cfg() - configure HW cookie conversion enablement
  121. * per wbm2sw ring
  122. *
  123. * @cc_cfg: HAL HW cookie conversion configuration structure pointer
  124. *
  125. * Return: None
  126. */
  127. #ifdef IPA_OPT_WIFI_DP
  128. static inline
  129. void dp_cc_wbm_sw_en_cfg(struct hal_hw_cc_config *cc_cfg)
  130. {
  131. cc_cfg->wbm2sw6_cc_en = 1;
  132. cc_cfg->wbm2sw5_cc_en = 0;
  133. cc_cfg->wbm2sw4_cc_en = 1;
  134. cc_cfg->wbm2sw3_cc_en = 1;
  135. cc_cfg->wbm2sw2_cc_en = 1;
  136. /* disable wbm2sw1 hw cc as it's for FW */
  137. cc_cfg->wbm2sw1_cc_en = 0;
  138. cc_cfg->wbm2sw0_cc_en = 1;
  139. cc_cfg->wbm2fw_cc_en = 0;
  140. }
  141. #else
  142. static inline
  143. void dp_cc_wbm_sw_en_cfg(struct hal_hw_cc_config *cc_cfg)
  144. {
  145. cc_cfg->wbm2sw6_cc_en = 1;
  146. cc_cfg->wbm2sw5_cc_en = 1;
  147. cc_cfg->wbm2sw4_cc_en = 1;
  148. cc_cfg->wbm2sw3_cc_en = 1;
  149. cc_cfg->wbm2sw2_cc_en = 1;
  150. /* disable wbm2sw1 hw cc as it's for FW */
  151. cc_cfg->wbm2sw1_cc_en = 0;
  152. cc_cfg->wbm2sw0_cc_en = 1;
  153. cc_cfg->wbm2fw_cc_en = 0;
  154. }
  155. #endif
  156. #else
  157. static inline
  158. void dp_cc_wbm_sw_en_cfg(struct hal_hw_cc_config *cc_cfg)
  159. {
  160. cc_cfg->wbm2sw6_cc_en = 1;
  161. cc_cfg->wbm2sw5_cc_en = 1;
  162. cc_cfg->wbm2sw4_cc_en = 1;
  163. cc_cfg->wbm2sw3_cc_en = 1;
  164. cc_cfg->wbm2sw2_cc_en = 1;
  165. cc_cfg->wbm2sw1_cc_en = 1;
  166. cc_cfg->wbm2sw0_cc_en = 1;
  167. cc_cfg->wbm2fw_cc_en = 0;
  168. }
  169. #endif
  170. #if defined(WLAN_SUPPORT_RX_FISA)
  171. static QDF_STATUS dp_fisa_fst_cmem_addr_init(struct dp_soc *soc)
  172. {
  173. dp_info("cmem base 0x%llx, total size 0x%llx avail_size 0x%llx",
  174. soc->cmem_base, soc->cmem_total_size, soc->cmem_avail_size);
  175. /* get CMEM for cookie conversion */
  176. if (soc->cmem_avail_size < DP_CMEM_FST_SIZE) {
  177. dp_err("cmem_size 0x%llx bytes < 16K", soc->cmem_avail_size);
  178. return QDF_STATUS_E_NOMEM;
  179. }
  180. soc->fst_cmem_size = DP_CMEM_FST_SIZE;
  181. soc->fst_cmem_base = soc->cmem_base +
  182. (soc->cmem_total_size - soc->cmem_avail_size);
  183. soc->cmem_avail_size -= soc->fst_cmem_size;
  184. dp_info("fst_cmem_base 0x%llx, fst_cmem_size 0x%llx",
  185. soc->fst_cmem_base, soc->fst_cmem_size);
  186. return QDF_STATUS_SUCCESS;
  187. }
  188. #else /* !WLAN_SUPPORT_RX_FISA */
  189. static QDF_STATUS dp_fisa_fst_cmem_addr_init(struct dp_soc *soc)
  190. {
  191. return QDF_STATUS_SUCCESS;
  192. }
  193. #endif
  194. /**
  195. * dp_cc_reg_cfg_init() - initialize and configure HW cookie
  196. * conversion register
  197. *
  198. * @soc: SOC handle
  199. * @is_4k_align: page address 4k aligned
  200. *
  201. * Return: None
  202. */
  203. static void dp_cc_reg_cfg_init(struct dp_soc *soc,
  204. bool is_4k_align)
  205. {
  206. struct hal_hw_cc_config cc_cfg = { 0 };
  207. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  208. if (soc->cdp_soc.ol_ops->get_con_mode &&
  209. soc->cdp_soc.ol_ops->get_con_mode() == QDF_GLOBAL_FTM_MODE)
  210. return;
  211. if (!soc->wlan_cfg_ctx->hw_cc_enabled) {
  212. dp_info("INI skip HW CC register setting");
  213. return;
  214. }
  215. cc_cfg.lut_base_addr_31_0 = be_soc->cc_cmem_base;
  216. cc_cfg.cc_global_en = true;
  217. cc_cfg.page_4k_align = is_4k_align;
  218. cc_cfg.cookie_offset_msb = DP_CC_DESC_ID_SPT_VA_OS_MSB;
  219. cc_cfg.cookie_page_msb = DP_CC_DESC_ID_PPT_PAGE_OS_MSB;
  220. /* 36th bit should be 1 then HW know this is CMEM address */
  221. cc_cfg.lut_base_addr_39_32 = 0x10;
  222. cc_cfg.error_path_cookie_conv_en = true;
  223. cc_cfg.release_path_cookie_conv_en = true;
  224. dp_cc_wbm_sw_en_cfg(&cc_cfg);
  225. hal_cookie_conversion_reg_cfg_be(soc->hal_soc, &cc_cfg);
  226. }
  227. /**
  228. * dp_hw_cc_cmem_write() - DP wrapper function for CMEM buffer writing
  229. * @hal_soc_hdl: HAL SOC handle
  230. * @offset: CMEM address
  231. * @value: value to write
  232. *
  233. * Return: None.
  234. */
  235. static inline void dp_hw_cc_cmem_write(hal_soc_handle_t hal_soc_hdl,
  236. uint32_t offset,
  237. uint32_t value)
  238. {
  239. hal_cmem_write(hal_soc_hdl, offset, value);
  240. }
  241. /**
  242. * dp_hw_cc_cmem_addr_init() - Check and initialize CMEM base address for
  243. * HW cookie conversion
  244. *
  245. * @soc: SOC handle
  246. *
  247. * Return: 0 in case of success, else error value
  248. */
  249. static inline QDF_STATUS dp_hw_cc_cmem_addr_init(struct dp_soc *soc)
  250. {
  251. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  252. dp_info("cmem base 0x%llx, total size 0x%llx avail_size 0x%llx",
  253. soc->cmem_base, soc->cmem_total_size, soc->cmem_avail_size);
  254. /* get CMEM for cookie conversion */
  255. if (soc->cmem_avail_size < DP_CC_PPT_MEM_SIZE) {
  256. dp_err("cmem_size 0x%llx bytes < 4K", soc->cmem_avail_size);
  257. return QDF_STATUS_E_RESOURCES;
  258. }
  259. be_soc->cc_cmem_base = (uint32_t)(soc->cmem_base +
  260. DP_CC_MEM_OFFSET_IN_CMEM);
  261. soc->cmem_avail_size -= DP_CC_PPT_MEM_SIZE;
  262. dp_info("cc_cmem_base 0x%x, cmem_avail_size 0x%llx",
  263. be_soc->cc_cmem_base, soc->cmem_avail_size);
  264. return QDF_STATUS_SUCCESS;
  265. }
  266. static QDF_STATUS dp_get_cmem_allocation(struct dp_soc *soc,
  267. uint8_t for_feature)
  268. {
  269. QDF_STATUS status = QDF_STATUS_E_NOMEM;
  270. switch (for_feature) {
  271. case COOKIE_CONVERSION:
  272. status = dp_hw_cc_cmem_addr_init(soc);
  273. break;
  274. case FISA_FST:
  275. status = dp_fisa_fst_cmem_addr_init(soc);
  276. break;
  277. default:
  278. dp_err("Invalid CMEM request");
  279. }
  280. return status;
  281. }
  282. #else
  283. static inline void dp_cc_reg_cfg_init(struct dp_soc *soc,
  284. bool is_4k_align) {}
  285. static inline void dp_hw_cc_cmem_write(hal_soc_handle_t hal_soc_hdl,
  286. uint32_t offset,
  287. uint32_t value)
  288. { }
  289. static inline QDF_STATUS dp_hw_cc_cmem_addr_init(struct dp_soc *soc)
  290. {
  291. return QDF_STATUS_SUCCESS;
  292. }
  293. static QDF_STATUS dp_get_cmem_allocation(struct dp_soc *soc,
  294. uint8_t for_feature)
  295. {
  296. return QDF_STATUS_SUCCESS;
  297. }
  298. #endif
  299. QDF_STATUS
  300. dp_hw_cookie_conversion_attach(struct dp_soc_be *be_soc,
  301. struct dp_hw_cookie_conversion_t *cc_ctx,
  302. uint32_t num_descs,
  303. enum dp_desc_type desc_type,
  304. uint8_t desc_pool_id)
  305. {
  306. struct dp_soc *soc = DP_SOC_BE_GET_SOC(be_soc);
  307. uint32_t num_spt_pages, i = 0;
  308. struct dp_spt_page_desc *spt_desc;
  309. struct qdf_mem_dma_page_t *dma_page;
  310. uint8_t chip_id;
  311. /* estimate how many SPT DDR pages needed */
  312. num_spt_pages = num_descs / DP_CC_SPT_PAGE_MAX_ENTRIES;
  313. num_spt_pages = num_spt_pages <= DP_CC_PPT_MAX_ENTRIES ?
  314. num_spt_pages : DP_CC_PPT_MAX_ENTRIES;
  315. dp_info("num_spt_pages needed %d", num_spt_pages);
  316. dp_desc_multi_pages_mem_alloc(soc, DP_HW_CC_SPT_PAGE_TYPE,
  317. &cc_ctx->page_pool, qdf_page_size,
  318. num_spt_pages, 0, false);
  319. if (!cc_ctx->page_pool.dma_pages) {
  320. dp_err("spt ddr pages allocation failed");
  321. return QDF_STATUS_E_RESOURCES;
  322. }
  323. cc_ctx->page_desc_base = qdf_mem_malloc(
  324. num_spt_pages * sizeof(struct dp_spt_page_desc));
  325. if (!cc_ctx->page_desc_base) {
  326. dp_err("spt page descs allocation failed");
  327. goto fail_0;
  328. }
  329. chip_id = dp_mlo_get_chip_id(soc);
  330. cc_ctx->cmem_offset = dp_desc_pool_get_cmem_base(chip_id, desc_pool_id,
  331. desc_type);
  332. /* initial page desc */
  333. spt_desc = cc_ctx->page_desc_base;
  334. dma_page = cc_ctx->page_pool.dma_pages;
  335. while (i < num_spt_pages) {
  336. /* check if page address 4K aligned */
  337. if (qdf_unlikely(dma_page[i].page_p_addr & 0xFFF)) {
  338. dp_err("non-4k aligned pages addr %pK",
  339. (void *)dma_page[i].page_p_addr);
  340. goto fail_1;
  341. }
  342. spt_desc[i].page_v_addr =
  343. dma_page[i].page_v_addr_start;
  344. spt_desc[i].page_p_addr =
  345. dma_page[i].page_p_addr;
  346. i++;
  347. }
  348. cc_ctx->total_page_num = num_spt_pages;
  349. qdf_spinlock_create(&cc_ctx->cc_lock);
  350. return QDF_STATUS_SUCCESS;
  351. fail_1:
  352. qdf_mem_free(cc_ctx->page_desc_base);
  353. fail_0:
  354. dp_desc_multi_pages_mem_free(soc, DP_HW_CC_SPT_PAGE_TYPE,
  355. &cc_ctx->page_pool, 0, false);
  356. return QDF_STATUS_E_FAILURE;
  357. }
  358. QDF_STATUS
  359. dp_hw_cookie_conversion_detach(struct dp_soc_be *be_soc,
  360. struct dp_hw_cookie_conversion_t *cc_ctx)
  361. {
  362. struct dp_soc *soc = DP_SOC_BE_GET_SOC(be_soc);
  363. qdf_mem_free(cc_ctx->page_desc_base);
  364. dp_desc_multi_pages_mem_free(soc, DP_HW_CC_SPT_PAGE_TYPE,
  365. &cc_ctx->page_pool, 0, false);
  366. qdf_spinlock_destroy(&cc_ctx->cc_lock);
  367. return QDF_STATUS_SUCCESS;
  368. }
  369. QDF_STATUS
  370. dp_hw_cookie_conversion_init(struct dp_soc_be *be_soc,
  371. struct dp_hw_cookie_conversion_t *cc_ctx)
  372. {
  373. struct dp_soc *soc = DP_SOC_BE_GET_SOC(be_soc);
  374. uint32_t i = 0;
  375. struct dp_spt_page_desc *spt_desc;
  376. uint32_t ppt_index;
  377. uint32_t ppt_id_start;
  378. if (!cc_ctx->total_page_num) {
  379. dp_err("total page num is 0");
  380. return QDF_STATUS_E_INVAL;
  381. }
  382. ppt_id_start = DP_CMEM_OFFSET_TO_PPT_ID(cc_ctx->cmem_offset);
  383. spt_desc = cc_ctx->page_desc_base;
  384. while (i < cc_ctx->total_page_num) {
  385. /* write page PA to CMEM */
  386. dp_hw_cc_cmem_write(soc->hal_soc,
  387. (cc_ctx->cmem_offset + be_soc->cc_cmem_base
  388. + (i * DP_CC_PPT_ENTRY_SIZE_4K_ALIGNED)),
  389. (spt_desc[i].page_p_addr >>
  390. DP_CC_PPT_ENTRY_HW_APEND_BITS_4K_ALIGNED));
  391. ppt_index = ppt_id_start + i;
  392. if (ppt_index >= DP_CC_PPT_MAX_ENTRIES)
  393. qdf_assert_always(0);
  394. spt_desc[i].ppt_index = ppt_index;
  395. be_soc->page_desc_base[ppt_index].page_v_addr =
  396. spt_desc[i].page_v_addr;
  397. i++;
  398. }
  399. return QDF_STATUS_SUCCESS;
  400. }
  401. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  402. QDF_STATUS
  403. dp_hw_cookie_conversion_deinit(struct dp_soc_be *be_soc,
  404. struct dp_hw_cookie_conversion_t *cc_ctx)
  405. {
  406. uint32_t ppt_index;
  407. struct dp_spt_page_desc *spt_desc;
  408. int i = 0;
  409. spt_desc = cc_ctx->page_desc_base;
  410. while (i < cc_ctx->total_page_num) {
  411. ppt_index = spt_desc[i].ppt_index;
  412. be_soc->page_desc_base[ppt_index].page_v_addr = NULL;
  413. i++;
  414. }
  415. return QDF_STATUS_SUCCESS;
  416. }
  417. #else
  418. QDF_STATUS
  419. dp_hw_cookie_conversion_deinit(struct dp_soc_be *be_soc,
  420. struct dp_hw_cookie_conversion_t *cc_ctx)
  421. {
  422. struct dp_soc *soc = DP_SOC_BE_GET_SOC(be_soc);
  423. uint32_t ppt_index;
  424. struct dp_spt_page_desc *spt_desc;
  425. int i = 0;
  426. spt_desc = cc_ctx->page_desc_base;
  427. while (i < cc_ctx->total_page_num) {
  428. /* reset PA in CMEM to NULL */
  429. dp_hw_cc_cmem_write(soc->hal_soc,
  430. (cc_ctx->cmem_offset + be_soc->cc_cmem_base
  431. + (i * DP_CC_PPT_ENTRY_SIZE_4K_ALIGNED)),
  432. 0);
  433. ppt_index = spt_desc[i].ppt_index;
  434. be_soc->page_desc_base[ppt_index].page_v_addr = NULL;
  435. i++;
  436. }
  437. return QDF_STATUS_SUCCESS;
  438. }
  439. #endif
  440. #ifdef WLAN_SUPPORT_PPEDS
  441. static QDF_STATUS dp_soc_ppeds_attach_be(struct dp_soc *soc)
  442. {
  443. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  444. int target_type = hal_get_target_type(soc->hal_soc);
  445. struct cdp_ops *cdp_ops = soc->cdp_soc.ops;
  446. /*
  447. * Check if PPE DS is enabled and wlan soc supports it.
  448. */
  449. if (!wlan_cfg_get_dp_soc_ppeds_enable(soc->wlan_cfg_ctx) ||
  450. !dp_ppeds_target_supported(target_type))
  451. return QDF_STATUS_SUCCESS;
  452. if (dp_ppeds_attach_soc_be(be_soc) != QDF_STATUS_SUCCESS)
  453. return QDF_STATUS_SUCCESS;
  454. cdp_ops->ppeds_ops = &dp_ops_ppeds_be;
  455. return QDF_STATUS_SUCCESS;
  456. }
  457. static QDF_STATUS dp_soc_ppeds_detach_be(struct dp_soc *soc)
  458. {
  459. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  460. struct cdp_ops *cdp_ops = soc->cdp_soc.ops;
  461. if (!be_soc->ppeds_handle)
  462. return QDF_STATUS_E_FAILURE;
  463. dp_ppeds_detach_soc_be(be_soc);
  464. cdp_ops->ppeds_ops = NULL;
  465. return QDF_STATUS_SUCCESS;
  466. }
  467. static QDF_STATUS dp_peer_ppeds_default_route_be(struct dp_soc *soc,
  468. struct dp_peer_be *be_peer,
  469. uint8_t vdev_id,
  470. uint16_t src_info)
  471. {
  472. uint16_t service_code;
  473. uint8_t priority_valid;
  474. uint8_t use_ppe_ds = PEER_ROUTING_USE_PPE;
  475. uint8_t peer_routing_enabled = PEER_ROUTING_ENABLED;
  476. QDF_STATUS status = QDF_STATUS_SUCCESS;
  477. struct wlan_cfg_dp_soc_ctxt *cfg = soc->wlan_cfg_ctx;
  478. struct dp_vdev_be *be_vdev;
  479. be_vdev = dp_get_be_vdev_from_dp_vdev(be_peer->peer.vdev);
  480. /*
  481. * Program service code bypass to avoid L2 new mac address
  482. * learning exception when fdb learning is disabled.
  483. */
  484. service_code = PPE_DRV_SC_SPF_BYPASS;
  485. priority_valid = be_peer->priority_valid;
  486. /*
  487. * if FST is enabled then let flow rule take the decision of
  488. * routing the pkt to DS or host
  489. */
  490. if (wlan_cfg_is_rx_flow_tag_enabled(cfg))
  491. use_ppe_ds = 0;
  492. if (soc->cdp_soc.ol_ops->peer_set_ppeds_default_routing) {
  493. status =
  494. soc->cdp_soc.ol_ops->peer_set_ppeds_default_routing
  495. (soc->ctrl_psoc,
  496. be_peer->peer.mac_addr.raw,
  497. service_code, priority_valid,
  498. src_info, vdev_id, use_ppe_ds,
  499. peer_routing_enabled);
  500. if (status != QDF_STATUS_SUCCESS) {
  501. dp_err("vdev_id: %d, PPE peer routing mac:"
  502. QDF_MAC_ADDR_FMT, vdev_id,
  503. QDF_MAC_ADDR_REF(be_peer->peer.mac_addr.raw));
  504. return QDF_STATUS_E_FAILURE;
  505. }
  506. }
  507. return QDF_STATUS_SUCCESS;
  508. }
  509. #ifdef WLAN_FEATURE_11BE_MLO
  510. QDF_STATUS dp_peer_setup_ppeds_be(struct dp_soc *soc,
  511. struct dp_peer *peer,
  512. struct dp_vdev_be *be_vdev,
  513. void *args)
  514. {
  515. struct dp_peer *mld_peer;
  516. struct dp_soc *mld_soc;
  517. struct dp_soc_be *be_soc;
  518. struct cdp_soc_t *cdp_soc;
  519. struct dp_peer_be *be_peer = dp_get_be_peer_from_dp_peer(peer);
  520. struct cdp_ds_vp_params vp_params = {0};
  521. struct dp_ppe_vp_profile *ppe_vp_profile = (struct dp_ppe_vp_profile *)args;
  522. uint16_t src_info = ppe_vp_profile->vp_num;
  523. uint8_t vdev_id = be_vdev->vdev.vdev_id;
  524. QDF_STATUS qdf_status = QDF_STATUS_SUCCESS;
  525. if (!be_peer) {
  526. dp_err("BE peer is null");
  527. return QDF_STATUS_E_NULL_VALUE;
  528. }
  529. if (IS_DP_LEGACY_PEER(peer)) {
  530. qdf_status = dp_peer_ppeds_default_route_be(soc, be_peer,
  531. vdev_id, src_info);
  532. } else if (IS_MLO_DP_MLD_PEER(peer)) {
  533. int i;
  534. struct dp_peer *link_peer = NULL;
  535. struct dp_mld_link_peers link_peers_info;
  536. /* get link peers with reference */
  537. dp_get_link_peers_ref_from_mld_peer(soc, peer, &link_peers_info,
  538. DP_MOD_ID_DS);
  539. for (i = 0; i < link_peers_info.num_links; i++) {
  540. link_peer = link_peers_info.link_peers[i];
  541. be_peer = dp_get_be_peer_from_dp_peer(link_peer);
  542. if (!be_peer) {
  543. dp_err("BE peer is null");
  544. continue;
  545. }
  546. be_vdev = dp_get_be_vdev_from_dp_vdev(link_peer->vdev);
  547. if (!be_vdev) {
  548. dp_err("BE vap is null for peer id %d ",
  549. link_peer->peer_id);
  550. continue;
  551. }
  552. vdev_id = be_vdev->vdev.vdev_id;
  553. soc = link_peer->vdev->pdev->soc;
  554. qdf_status = dp_peer_ppeds_default_route_be(soc,
  555. be_peer,
  556. vdev_id,
  557. src_info);
  558. }
  559. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_DS);
  560. } else {
  561. mld_peer = DP_GET_MLD_PEER_FROM_PEER(peer);
  562. if (!mld_peer)
  563. return qdf_status;
  564. /*
  565. * In case of MLO link peer,
  566. * Fetch the VP profile from the mld vdev.
  567. */
  568. be_vdev = dp_get_be_vdev_from_dp_vdev(mld_peer->vdev);
  569. if (!be_vdev) {
  570. dp_err("BE vap is null");
  571. return QDF_STATUS_E_NULL_VALUE;
  572. }
  573. /*
  574. * Extract the VP profile from the vap
  575. * in case of MLO peer, we have to get the profile from
  576. * the MLD vdev's osif handle and not the link peer.
  577. */
  578. mld_soc = mld_peer->vdev->pdev->soc;
  579. cdp_soc = &mld_soc->cdp_soc;
  580. if (!cdp_soc->ol_ops->get_ppeds_profile_info_for_vap) {
  581. dp_err("%pK: Register PPEDS profile info API before use\n", cdp_soc);
  582. return QDF_STATUS_E_NULL_VALUE;
  583. }
  584. qdf_status = cdp_soc->ol_ops->get_ppeds_profile_info_for_vap(mld_soc->ctrl_psoc,
  585. mld_peer->vdev->vdev_id,
  586. &vp_params);
  587. if (qdf_status == QDF_STATUS_E_NULL_VALUE) {
  588. dp_err("%pK: Failed to get ppeds profile for mld soc\n", mld_soc);
  589. return qdf_status;
  590. }
  591. /*
  592. * Check if PPE DS routing is enabled on
  593. * the associated vap.
  594. */
  595. if (vp_params.ppe_vp_type != PPE_VP_USER_TYPE_DS)
  596. return qdf_status;
  597. be_soc = dp_get_be_soc_from_dp_soc(mld_soc);
  598. ppe_vp_profile = &be_soc->ppe_vp_profile[vp_params.ppe_vp_profile_idx];
  599. src_info = ppe_vp_profile->vp_num;
  600. qdf_status = dp_peer_ppeds_default_route_be(soc, be_peer,
  601. vdev_id, src_info);
  602. }
  603. return qdf_status;
  604. }
  605. #else
  606. static QDF_STATUS dp_peer_setup_ppeds_be(struct dp_soc *soc,
  607. struct dp_peer *peer,
  608. struct dp_vdev_be *be_vdev
  609. void *args)
  610. {
  611. struct dp_ppe_vp_profile *vp_profile = (struct dp_ppe_vp_profile *)args;
  612. struct dp_peer_be *be_peer = dp_get_be_peer_from_dp_peer(peer);
  613. QDF_STATUS qdf_status = QDF_STATUS_SUCCESS;
  614. if (!be_peer) {
  615. dp_err("BE peer is null");
  616. return QDF_STATUS_E_NULL_VALUE;
  617. }
  618. qdf_status = dp_peer_ppeds_default_route_be(soc, be_peer,
  619. be_vdev->vdev.vdev_id,
  620. vp_profile->vp_num);
  621. return qdf_status;
  622. }
  623. #endif
  624. #else
  625. static QDF_STATUS dp_ppeds_init_soc_be(struct dp_soc *soc)
  626. {
  627. return QDF_STATUS_SUCCESS;
  628. }
  629. static QDF_STATUS dp_ppeds_deinit_soc_be(struct dp_soc *soc)
  630. {
  631. return QDF_STATUS_SUCCESS;
  632. }
  633. static inline QDF_STATUS dp_soc_ppeds_attach_be(struct dp_soc *soc)
  634. {
  635. return QDF_STATUS_SUCCESS;
  636. }
  637. static inline QDF_STATUS dp_soc_ppeds_detach_be(struct dp_soc *soc)
  638. {
  639. return QDF_STATUS_SUCCESS;
  640. }
  641. QDF_STATUS dp_peer_setup_ppeds_be(struct dp_soc *soc, struct dp_peer *peer,
  642. struct dp_vdev_be *be_vdev,
  643. void *args)
  644. {
  645. return QDF_STATUS_SUCCESS;
  646. }
  647. static inline void dp_ppeds_stop_soc_be(struct dp_soc *soc)
  648. {
  649. }
  650. #endif /* WLAN_SUPPORT_PPEDS */
  651. void dp_reo_shared_qaddr_detach(struct dp_soc *soc)
  652. {
  653. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  654. REO_QUEUE_REF_ML_TABLE_SIZE,
  655. soc->reo_qref.mlo_reo_qref_table_vaddr,
  656. soc->reo_qref.mlo_reo_qref_table_paddr, 0);
  657. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  658. REO_QUEUE_REF_NON_ML_TABLE_SIZE,
  659. soc->reo_qref.non_mlo_reo_qref_table_vaddr,
  660. soc->reo_qref.non_mlo_reo_qref_table_paddr, 0);
  661. }
  662. static QDF_STATUS dp_soc_detach_be(struct dp_soc *soc)
  663. {
  664. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  665. int i = 0;
  666. dp_soc_ppeds_detach_be(soc);
  667. dp_reo_shared_qaddr_detach(soc);
  668. for (i = 0; i < MAX_TXDESC_POOLS; i++)
  669. dp_hw_cookie_conversion_detach(be_soc,
  670. &be_soc->tx_cc_ctx[i]);
  671. for (i = 0; i < MAX_RXDESC_POOLS; i++)
  672. dp_hw_cookie_conversion_detach(be_soc,
  673. &be_soc->rx_cc_ctx[i]);
  674. qdf_mem_free(be_soc->page_desc_base);
  675. be_soc->page_desc_base = NULL;
  676. return QDF_STATUS_SUCCESS;
  677. }
  678. #ifdef QCA_SUPPORT_DP_GLOBAL_CTX
  679. static void dp_set_rx_fst_be(struct dp_rx_fst *fst)
  680. {
  681. struct dp_global_context *dp_global = wlan_objmgr_get_global_ctx();
  682. if (dp_global)
  683. dp_global->fst_ctx = fst;
  684. }
  685. static struct dp_rx_fst *dp_get_rx_fst_be(void)
  686. {
  687. struct dp_global_context *dp_global = wlan_objmgr_get_global_ctx();
  688. if (dp_global)
  689. return dp_global->fst_ctx;
  690. return NULL;
  691. }
  692. static uint32_t dp_rx_fst_release_ref_be(void)
  693. {
  694. struct dp_global_context *dp_global = wlan_objmgr_get_global_ctx();
  695. uint32_t rx_fst_ref_cnt;
  696. if (dp_global) {
  697. rx_fst_ref_cnt = qdf_atomic_read(&dp_global->rx_fst_ref_cnt);
  698. qdf_atomic_dec(&dp_global->rx_fst_ref_cnt);
  699. return rx_fst_ref_cnt;
  700. }
  701. return 1;
  702. }
  703. static void dp_rx_fst_get_ref_be(void)
  704. {
  705. struct dp_global_context *dp_global = wlan_objmgr_get_global_ctx();
  706. if (dp_global)
  707. qdf_atomic_inc(&dp_global->rx_fst_ref_cnt);
  708. }
  709. #else
  710. static void dp_set_rx_fst_be(struct dp_rx_fst *fst)
  711. {
  712. }
  713. static struct dp_rx_fst *dp_get_rx_fst_be(void)
  714. {
  715. return NULL;
  716. }
  717. static uint32_t dp_rx_fst_release_ref_be(void)
  718. {
  719. return 1;
  720. }
  721. static void dp_rx_fst_get_ref_be(void)
  722. {
  723. }
  724. #endif
  725. #ifdef WLAN_MLO_MULTI_CHIP
  726. #ifdef WLAN_MCAST_MLO
  727. static inline void
  728. dp_mlo_mcast_init(struct dp_soc *soc, struct dp_vdev *vdev)
  729. {
  730. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  731. be_vdev->mcast_primary = false;
  732. be_vdev->seq_num = 0;
  733. hal_tx_mcast_mlo_reinject_routing_set(
  734. soc->hal_soc,
  735. HAL_TX_MCAST_MLO_REINJECT_TQM_NOTIFY);
  736. if (vdev->opmode == wlan_op_mode_ap) {
  737. hal_tx_vdev_mcast_ctrl_set(vdev->pdev->soc->hal_soc,
  738. vdev->vdev_id,
  739. HAL_TX_MCAST_CTRL_FW_EXCEPTION);
  740. }
  741. }
  742. static inline void
  743. dp_mlo_mcast_deinit(struct dp_soc *soc, struct dp_vdev *vdev)
  744. {
  745. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  746. be_vdev->seq_num = 0;
  747. be_vdev->mcast_primary = false;
  748. vdev->mlo_vdev = false;
  749. }
  750. #else
  751. static inline void
  752. dp_mlo_mcast_init(struct dp_soc *soc, struct dp_vdev *vdev)
  753. {
  754. }
  755. static inline void
  756. dp_mlo_mcast_deinit(struct dp_soc *soc, struct dp_vdev *vdev)
  757. {
  758. }
  759. #endif
  760. static void dp_mlo_init_ptnr_list(struct dp_vdev *vdev)
  761. {
  762. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  763. qdf_mem_set(be_vdev->partner_vdev_list,
  764. WLAN_MAX_MLO_CHIPS * WLAN_MAX_MLO_LINKS_PER_SOC,
  765. CDP_INVALID_VDEV_ID);
  766. }
  767. static void dp_get_rx_hash_key_be(struct dp_soc *soc,
  768. struct cdp_lro_hash_config *lro_hash)
  769. {
  770. dp_mlo_get_rx_hash_key(soc, lro_hash);
  771. }
  772. #else
  773. static inline void
  774. dp_mlo_mcast_init(struct dp_soc *soc, struct dp_vdev *vdev)
  775. {
  776. }
  777. static inline void
  778. dp_mlo_mcast_deinit(struct dp_soc *soc, struct dp_vdev *vdev)
  779. {
  780. }
  781. static void dp_mlo_init_ptnr_list(struct dp_vdev *vdev)
  782. {
  783. }
  784. static void dp_get_rx_hash_key_be(struct dp_soc *soc,
  785. struct cdp_lro_hash_config *lro_hash)
  786. {
  787. dp_get_rx_hash_key_bytes(lro_hash);
  788. }
  789. #endif
  790. static QDF_STATUS dp_soc_attach_be(struct dp_soc *soc,
  791. struct cdp_soc_attach_params *params)
  792. {
  793. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  794. QDF_STATUS qdf_status = QDF_STATUS_SUCCESS;
  795. uint32_t max_tx_rx_desc_num, num_spt_pages;
  796. uint32_t num_entries;
  797. int i = 0;
  798. max_tx_rx_desc_num = WLAN_CFG_NUM_TX_DESC_MAX * MAX_TXDESC_POOLS +
  799. WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX * MAX_RXDESC_POOLS +
  800. WLAN_CFG_NUM_PPEDS_TX_DESC_MAX * MAX_PPE_TXDESC_POOLS;
  801. /* estimate how many SPT DDR pages needed */
  802. num_spt_pages = max_tx_rx_desc_num / DP_CC_SPT_PAGE_MAX_ENTRIES;
  803. num_spt_pages = num_spt_pages <= DP_CC_PPT_MAX_ENTRIES ?
  804. num_spt_pages : DP_CC_PPT_MAX_ENTRIES;
  805. be_soc->page_desc_base = qdf_mem_malloc(
  806. DP_CC_PPT_MAX_ENTRIES * sizeof(struct dp_spt_page_desc));
  807. if (!be_soc->page_desc_base) {
  808. dp_err("spt page descs allocation failed");
  809. return QDF_STATUS_E_NOMEM;
  810. }
  811. soc->wbm_sw0_bm_id = hal_tx_get_wbm_sw0_bm_id();
  812. qdf_status = dp_get_cmem_allocation(soc, COOKIE_CONVERSION);
  813. if (!QDF_IS_STATUS_SUCCESS(qdf_status))
  814. goto fail;
  815. dp_soc_mlo_fill_params(soc, params);
  816. qdf_status = dp_soc_ppeds_attach_be(soc);
  817. if (!QDF_IS_STATUS_SUCCESS(qdf_status))
  818. goto fail;
  819. for (i = 0; i < MAX_TXDESC_POOLS; i++) {
  820. num_entries = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  821. qdf_status =
  822. dp_hw_cookie_conversion_attach(be_soc,
  823. &be_soc->tx_cc_ctx[i],
  824. num_entries,
  825. DP_TX_DESC_TYPE, i);
  826. if (!QDF_IS_STATUS_SUCCESS(qdf_status))
  827. goto fail;
  828. }
  829. qdf_status = dp_get_cmem_allocation(soc, FISA_FST);
  830. if (!QDF_IS_STATUS_SUCCESS(qdf_status))
  831. goto fail;
  832. for (i = 0; i < MAX_RXDESC_POOLS; i++) {
  833. num_entries =
  834. wlan_cfg_get_dp_soc_rx_sw_desc_num(soc->wlan_cfg_ctx);
  835. qdf_status =
  836. dp_hw_cookie_conversion_attach(be_soc,
  837. &be_soc->rx_cc_ctx[i],
  838. num_entries,
  839. DP_RX_DESC_BUF_TYPE, i);
  840. if (!QDF_IS_STATUS_SUCCESS(qdf_status))
  841. goto fail;
  842. }
  843. return qdf_status;
  844. fail:
  845. dp_soc_detach_be(soc);
  846. return qdf_status;
  847. }
  848. static QDF_STATUS dp_soc_deinit_be(struct dp_soc *soc)
  849. {
  850. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  851. int i = 0;
  852. qdf_atomic_set(&soc->cmn_init_done, 0);
  853. dp_ppeds_stop_soc_be(soc);
  854. dp_tx_deinit_bank_profiles(be_soc);
  855. for (i = 0; i < MAX_TXDESC_POOLS; i++)
  856. dp_hw_cookie_conversion_deinit(be_soc,
  857. &be_soc->tx_cc_ctx[i]);
  858. for (i = 0; i < MAX_RXDESC_POOLS; i++)
  859. dp_hw_cookie_conversion_deinit(be_soc,
  860. &be_soc->rx_cc_ctx[i]);
  861. dp_ppeds_deinit_soc_be(soc);
  862. return QDF_STATUS_SUCCESS;
  863. }
  864. static QDF_STATUS dp_soc_deinit_be_wrapper(struct dp_soc *soc)
  865. {
  866. QDF_STATUS qdf_status;
  867. qdf_status = dp_soc_deinit_be(soc);
  868. if (QDF_IS_STATUS_ERROR(qdf_status))
  869. return qdf_status;
  870. dp_soc_deinit(soc);
  871. return QDF_STATUS_SUCCESS;
  872. }
  873. static void *dp_soc_init_be(struct dp_soc *soc, HTC_HANDLE htc_handle,
  874. struct hif_opaque_softc *hif_handle)
  875. {
  876. QDF_STATUS qdf_status = QDF_STATUS_SUCCESS;
  877. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  878. int i = 0;
  879. void *ret_addr;
  880. wlan_minidump_log(soc, sizeof(*soc), soc->ctrl_psoc,
  881. WLAN_MD_DP_SOC, "dp_soc");
  882. soc->hif_handle = hif_handle;
  883. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  884. if (!soc->hal_soc)
  885. return NULL;
  886. dp_ppeds_init_soc_be(soc);
  887. for (i = 0; i < MAX_TXDESC_POOLS; i++) {
  888. qdf_status =
  889. dp_hw_cookie_conversion_init(be_soc,
  890. &be_soc->tx_cc_ctx[i]);
  891. if (!QDF_IS_STATUS_SUCCESS(qdf_status))
  892. goto fail;
  893. }
  894. for (i = 0; i < MAX_RXDESC_POOLS; i++) {
  895. qdf_status =
  896. dp_hw_cookie_conversion_init(be_soc,
  897. &be_soc->rx_cc_ctx[i]);
  898. if (!QDF_IS_STATUS_SUCCESS(qdf_status))
  899. goto fail;
  900. }
  901. /* route vdev_id mismatch notification via FW completion */
  902. hal_tx_vdev_mismatch_routing_set(soc->hal_soc,
  903. HAL_TX_VDEV_MISMATCH_FW_NOTIFY);
  904. qdf_status = dp_tx_init_bank_profiles(be_soc);
  905. if (!QDF_IS_STATUS_SUCCESS(qdf_status))
  906. goto fail;
  907. /* write WBM/REO cookie conversion CFG register */
  908. dp_cc_reg_cfg_init(soc, true);
  909. ret_addr = dp_soc_init(soc, htc_handle, hif_handle);
  910. if (!ret_addr)
  911. goto fail;
  912. return ret_addr;
  913. fail:
  914. dp_soc_deinit_be(soc);
  915. return NULL;
  916. }
  917. static QDF_STATUS dp_pdev_attach_be(struct dp_pdev *pdev,
  918. struct cdp_pdev_attach_params *params)
  919. {
  920. dp_pdev_mlo_fill_params(pdev, params);
  921. return QDF_STATUS_SUCCESS;
  922. }
  923. static QDF_STATUS dp_pdev_detach_be(struct dp_pdev *pdev)
  924. {
  925. dp_mlo_update_link_to_pdev_unmap(pdev->soc, pdev);
  926. return QDF_STATUS_SUCCESS;
  927. }
  928. #ifdef INTRA_BSS_FWD_OFFLOAD
  929. static
  930. void dp_vdev_set_intra_bss(struct dp_soc *soc, uint16_t vdev_id, bool enable)
  931. {
  932. soc->cdp_soc.ol_ops->vdev_set_intra_bss(soc->ctrl_psoc, vdev_id,
  933. enable);
  934. }
  935. #else
  936. static
  937. void dp_vdev_set_intra_bss(struct dp_soc *soc, uint16_t vdev_id, bool enable)
  938. {
  939. }
  940. #endif
  941. static QDF_STATUS dp_vdev_attach_be(struct dp_soc *soc, struct dp_vdev *vdev)
  942. {
  943. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  944. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  945. struct dp_pdev *pdev = vdev->pdev;
  946. if (vdev->opmode == wlan_op_mode_monitor)
  947. return QDF_STATUS_SUCCESS;
  948. be_vdev->vdev_id_check_en = DP_TX_VDEV_ID_CHECK_ENABLE;
  949. be_vdev->bank_id = dp_tx_get_bank_profile(be_soc, be_vdev);
  950. vdev->bank_id = be_vdev->bank_id;
  951. if (be_vdev->bank_id == DP_BE_INVALID_BANK_ID) {
  952. QDF_BUG(0);
  953. return QDF_STATUS_E_FAULT;
  954. }
  955. if (vdev->opmode == wlan_op_mode_sta) {
  956. if (soc->cdp_soc.ol_ops->set_mec_timer)
  957. soc->cdp_soc.ol_ops->set_mec_timer(
  958. soc->ctrl_psoc,
  959. vdev->vdev_id,
  960. DP_AST_AGING_TIMER_DEFAULT_MS);
  961. if (pdev->isolation)
  962. hal_tx_vdev_mcast_ctrl_set(soc->hal_soc, vdev->vdev_id,
  963. HAL_TX_MCAST_CTRL_FW_EXCEPTION);
  964. else
  965. hal_tx_vdev_mcast_ctrl_set(soc->hal_soc, vdev->vdev_id,
  966. HAL_TX_MCAST_CTRL_MEC_NOTIFY);
  967. } else if (vdev->ap_bridge_enabled) {
  968. dp_vdev_set_intra_bss(soc, vdev->vdev_id, true);
  969. }
  970. dp_mlo_mcast_init(soc, vdev);
  971. dp_mlo_init_ptnr_list(vdev);
  972. return QDF_STATUS_SUCCESS;
  973. }
  974. static QDF_STATUS dp_vdev_detach_be(struct dp_soc *soc, struct dp_vdev *vdev)
  975. {
  976. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  977. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  978. if (vdev->opmode == wlan_op_mode_monitor)
  979. return QDF_STATUS_SUCCESS;
  980. if (vdev->opmode == wlan_op_mode_ap)
  981. dp_mlo_mcast_deinit(soc, vdev);
  982. dp_tx_put_bank_profile(be_soc, be_vdev);
  983. dp_clr_mlo_ptnr_list(soc, vdev);
  984. return QDF_STATUS_SUCCESS;
  985. }
  986. #ifdef WLAN_SUPPORT_PPEDS
  987. static void dp_soc_txrx_peer_setup_be(struct dp_soc *soc, uint8_t vdev_id,
  988. uint8_t *peer_mac)
  989. {
  990. struct dp_vdev_be *be_vdev;
  991. QDF_STATUS qdf_status = QDF_STATUS_SUCCESS;
  992. struct dp_soc_be *be_soc;
  993. struct cdp_ds_vp_params vp_params = {0};
  994. struct cdp_soc_t *cdp_soc;
  995. enum wlan_op_mode vdev_opmode;
  996. struct dp_peer *peer;
  997. struct dp_peer *tgt_peer = NULL;
  998. struct dp_soc *tgt_soc = NULL;
  999. peer = dp_peer_find_hash_find(soc, peer_mac, 0, vdev_id, DP_MOD_ID_CDP);
  1000. if (!peer)
  1001. return;
  1002. vdev_opmode = peer->vdev->opmode;
  1003. if (vdev_opmode != wlan_op_mode_ap &&
  1004. vdev_opmode != wlan_op_mode_sta) {
  1005. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  1006. return;
  1007. }
  1008. tgt_peer = dp_get_tgt_peer_from_peer(peer);
  1009. tgt_soc = tgt_peer->vdev->pdev->soc;
  1010. be_soc = dp_get_be_soc_from_dp_soc(tgt_soc);
  1011. cdp_soc = &tgt_soc->cdp_soc;
  1012. be_vdev = dp_get_be_vdev_from_dp_vdev(tgt_peer->vdev);
  1013. if (!be_vdev) {
  1014. qdf_err("BE vap is null");
  1015. qdf_status = QDF_STATUS_E_NULL_VALUE;
  1016. goto fail;
  1017. }
  1018. /*
  1019. * Extract the VP profile from the VAP
  1020. */
  1021. if (!cdp_soc->ol_ops->get_ppeds_profile_info_for_vap) {
  1022. dp_err("%pK: Register get ppeds profile info first\n", cdp_soc);
  1023. qdf_status = QDF_STATUS_E_NULL_VALUE;
  1024. goto fail;
  1025. }
  1026. /*
  1027. * Check if PPE DS routing is enabled on the associated vap.
  1028. */
  1029. qdf_status =
  1030. cdp_soc->ol_ops->get_ppeds_profile_info_for_vap(tgt_soc->ctrl_psoc,
  1031. tgt_peer->vdev->vdev_id,
  1032. &vp_params);
  1033. if (qdf_status == QDF_STATUS_E_NULL_VALUE) {
  1034. dp_err("%pK: Could not find ppeds profile info vdev\n", be_vdev);
  1035. qdf_status = QDF_STATUS_E_NULL_VALUE;
  1036. goto fail;
  1037. }
  1038. if (vp_params.ppe_vp_type == PPE_VP_USER_TYPE_DS) {
  1039. qdf_status = dp_peer_setup_ppeds_be(tgt_soc, tgt_peer, be_vdev,
  1040. (void *)&be_soc->ppe_vp_profile[vp_params.ppe_vp_profile_idx]);
  1041. }
  1042. fail:
  1043. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  1044. if (!QDF_IS_STATUS_SUCCESS(qdf_status)) {
  1045. dp_err("Unable to do ppeds peer setup");
  1046. qdf_assert_always(0);
  1047. }
  1048. }
  1049. #else
  1050. static inline
  1051. void dp_soc_txrx_peer_setup_be(struct dp_soc *soc, uint8_t vdev_id,
  1052. uint8_t *peer_mac)
  1053. {
  1054. }
  1055. #endif
  1056. static QDF_STATUS dp_peer_setup_be(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  1057. uint8_t *peer_mac,
  1058. struct cdp_peer_setup_info *setup_info)
  1059. {
  1060. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  1061. QDF_STATUS qdf_status = QDF_STATUS_SUCCESS;
  1062. qdf_status = dp_peer_setup_wifi3(soc_hdl, vdev_id, peer_mac,
  1063. setup_info);
  1064. if (!QDF_IS_STATUS_SUCCESS(qdf_status)) {
  1065. dp_err("Unable to dp peer setup");
  1066. return qdf_status;
  1067. }
  1068. dp_soc_txrx_peer_setup_be(soc, vdev_id, peer_mac);
  1069. return QDF_STATUS_SUCCESS;
  1070. }
  1071. qdf_size_t dp_get_soc_context_size_be(void)
  1072. {
  1073. return sizeof(struct dp_soc_be);
  1074. }
  1075. #ifdef CONFIG_WORD_BASED_TLV
  1076. /**
  1077. * dp_rxdma_ring_wmask_cfg_be() - Setup RXDMA ring word mask config
  1078. * @soc: Common DP soc handle
  1079. * @htt_tlv_filter: Rx SRNG TLV and filter setting
  1080. *
  1081. * Return: none
  1082. */
  1083. static inline void
  1084. dp_rxdma_ring_wmask_cfg_be(struct dp_soc *soc,
  1085. struct htt_rx_ring_tlv_filter *htt_tlv_filter)
  1086. {
  1087. htt_tlv_filter->rx_msdu_end_wmask =
  1088. hal_rx_msdu_end_wmask_get(soc->hal_soc);
  1089. htt_tlv_filter->rx_mpdu_start_wmask =
  1090. hal_rx_mpdu_start_wmask_get(soc->hal_soc);
  1091. }
  1092. #else
  1093. static inline void
  1094. dp_rxdma_ring_wmask_cfg_be(struct dp_soc *soc,
  1095. struct htt_rx_ring_tlv_filter *htt_tlv_filter)
  1096. {
  1097. }
  1098. #endif
  1099. #ifdef WLAN_SUPPORT_PPEDS
  1100. static
  1101. void dp_free_ppeds_interrupts(struct dp_soc *soc, struct dp_srng *srng,
  1102. int ring_type, int ring_num)
  1103. {
  1104. if (srng->irq >= 0) {
  1105. if (ring_type == WBM2SW_RELEASE &&
  1106. ring_num == WBM2_SW_PPE_REL_RING_ID)
  1107. pld_pfrm_free_irq(soc->osdev->dev, srng->irq, soc);
  1108. else if (ring_type == REO2PPE || ring_type == PPE2TCL)
  1109. pld_pfrm_free_irq(soc->osdev->dev, srng->irq,
  1110. dp_get_ppe_ds_ctxt(soc));
  1111. }
  1112. }
  1113. static
  1114. int dp_register_ppeds_interrupts(struct dp_soc *soc, struct dp_srng *srng,
  1115. int vector, int ring_type, int ring_num)
  1116. {
  1117. int irq = -1, ret = 0;
  1118. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1119. int pci_slot = pld_get_pci_slot(soc->osdev->dev);
  1120. srng->irq = -1;
  1121. irq = pld_get_msi_irq(soc->osdev->dev, vector);
  1122. if (ring_type == WBM2SW_RELEASE &&
  1123. ring_num == WBM2_SW_PPE_REL_RING_ID) {
  1124. snprintf(be_soc->irq_name[2], DP_PPE_INTR_STRNG_LEN,
  1125. "pci%d_ppe_wbm_rel", pci_slot);
  1126. ret = pld_pfrm_request_irq(soc->osdev->dev, irq,
  1127. dp_ppeds_handle_tx_comp,
  1128. IRQF_SHARED | IRQF_NO_SUSPEND,
  1129. be_soc->irq_name[2], (void *)soc);
  1130. if (ret)
  1131. goto fail;
  1132. } else if (ring_type == REO2PPE && be_soc->ppeds_int_mode_enabled) {
  1133. snprintf(be_soc->irq_name[0], DP_PPE_INTR_STRNG_LEN,
  1134. "pci%d_reo2ppe", pci_slot);
  1135. ret = pld_pfrm_request_irq(soc->osdev->dev, irq,
  1136. dp_ppe_ds_reo2ppe_irq_handler,
  1137. IRQF_SHARED | IRQF_NO_SUSPEND,
  1138. be_soc->irq_name[0],
  1139. dp_get_ppe_ds_ctxt(soc));
  1140. if (ret)
  1141. goto fail;
  1142. } else if (ring_type == PPE2TCL && be_soc->ppeds_int_mode_enabled) {
  1143. snprintf(be_soc->irq_name[1], DP_PPE_INTR_STRNG_LEN,
  1144. "pci%d_ppe2tcl", pci_slot);
  1145. ret = pld_pfrm_request_irq(soc->osdev->dev, irq,
  1146. dp_ppe_ds_ppe2tcl_irq_handler,
  1147. IRQF_NO_SUSPEND,
  1148. be_soc->irq_name[1],
  1149. dp_get_ppe_ds_ctxt(soc));
  1150. if (ret)
  1151. goto fail;
  1152. pld_pfrm_disable_irq_nosync(soc->osdev->dev, irq);
  1153. } else {
  1154. return 0;
  1155. }
  1156. srng->irq = irq;
  1157. dp_info("Registered irq %d for soc %pK ring type %d",
  1158. irq, soc, ring_type);
  1159. return 0;
  1160. fail:
  1161. dp_err("Unable to config irq : ring type %d irq %d vector %d",
  1162. ring_type, irq, vector);
  1163. return ret;
  1164. }
  1165. void dp_ppeds_disable_irq(struct dp_soc *soc, struct dp_srng *srng)
  1166. {
  1167. if (srng->irq >= 0)
  1168. pld_pfrm_disable_irq_nosync(soc->osdev->dev, srng->irq);
  1169. }
  1170. void dp_ppeds_enable_irq(struct dp_soc *soc, struct dp_srng *srng)
  1171. {
  1172. if (srng->irq >= 0)
  1173. pld_pfrm_enable_irq(soc->osdev->dev, srng->irq);
  1174. }
  1175. #endif
  1176. #ifdef NO_RX_PKT_HDR_TLV
  1177. /**
  1178. * dp_rxdma_ring_sel_cfg_be() - Setup RXDMA ring config
  1179. * @soc: Common DP soc handle
  1180. *
  1181. * Return: QDF_STATUS
  1182. */
  1183. static QDF_STATUS
  1184. dp_rxdma_ring_sel_cfg_be(struct dp_soc *soc)
  1185. {
  1186. int i;
  1187. int mac_id;
  1188. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  1189. struct dp_srng *rx_mac_srng;
  1190. QDF_STATUS status = QDF_STATUS_SUCCESS;
  1191. /*
  1192. * In Beryllium chipset msdu_start, mpdu_end
  1193. * and rx_attn are part of msdu_end/mpdu_start
  1194. */
  1195. htt_tlv_filter.msdu_start = 0;
  1196. htt_tlv_filter.mpdu_end = 0;
  1197. htt_tlv_filter.attention = 0;
  1198. htt_tlv_filter.mpdu_start = 1;
  1199. htt_tlv_filter.msdu_end = 1;
  1200. htt_tlv_filter.packet = 1;
  1201. htt_tlv_filter.packet_header = 0;
  1202. htt_tlv_filter.ppdu_start = 0;
  1203. htt_tlv_filter.ppdu_end = 0;
  1204. htt_tlv_filter.ppdu_end_user_stats = 0;
  1205. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  1206. htt_tlv_filter.ppdu_end_status_done = 0;
  1207. htt_tlv_filter.enable_fp = 1;
  1208. htt_tlv_filter.enable_md = 0;
  1209. htt_tlv_filter.enable_md = 0;
  1210. htt_tlv_filter.enable_mo = 0;
  1211. htt_tlv_filter.fp_mgmt_filter = 0;
  1212. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_BA_REQ;
  1213. htt_tlv_filter.fp_data_filter = (FILTER_DATA_UCAST |
  1214. FILTER_DATA_DATA);
  1215. htt_tlv_filter.fp_data_filter |=
  1216. hal_rx_en_mcast_fp_data_filter(soc->hal_soc) ?
  1217. FILTER_DATA_MCAST : 0;
  1218. htt_tlv_filter.mo_mgmt_filter = 0;
  1219. htt_tlv_filter.mo_ctrl_filter = 0;
  1220. htt_tlv_filter.mo_data_filter = 0;
  1221. htt_tlv_filter.md_data_filter = 0;
  1222. htt_tlv_filter.offset_valid = true;
  1223. /* Not subscribing to mpdu_end, msdu_start and rx_attn */
  1224. htt_tlv_filter.rx_mpdu_end_offset = 0;
  1225. htt_tlv_filter.rx_msdu_start_offset = 0;
  1226. htt_tlv_filter.rx_attn_offset = 0;
  1227. /*
  1228. * For monitor mode, the packet hdr tlv is enabled later during
  1229. * filter update
  1230. */
  1231. if (soc->cdp_soc.ol_ops->get_con_mode &&
  1232. soc->cdp_soc.ol_ops->get_con_mode() == QDF_GLOBAL_MONITOR_MODE)
  1233. htt_tlv_filter.rx_packet_offset = soc->rx_mon_pkt_tlv_size;
  1234. else
  1235. htt_tlv_filter.rx_packet_offset = soc->rx_pkt_tlv_size;
  1236. /*Not subscribing rx_pkt_header*/
  1237. htt_tlv_filter.rx_header_offset = 0;
  1238. htt_tlv_filter.rx_mpdu_start_offset =
  1239. hal_rx_mpdu_start_offset_get(soc->hal_soc);
  1240. htt_tlv_filter.rx_msdu_end_offset =
  1241. hal_rx_msdu_end_offset_get(soc->hal_soc);
  1242. dp_rxdma_ring_wmask_cfg_be(soc, &htt_tlv_filter);
  1243. for (i = 0; i < MAX_PDEV_CNT; i++) {
  1244. struct dp_pdev *pdev = soc->pdev_list[i];
  1245. if (!pdev)
  1246. continue;
  1247. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1248. int mac_for_pdev =
  1249. dp_get_mac_id_for_pdev(mac_id, pdev->pdev_id);
  1250. /*
  1251. * Obtain lmac id from pdev to access the LMAC ring
  1252. * in soc context
  1253. */
  1254. int lmac_id =
  1255. dp_get_lmac_id_for_pdev_id(soc, mac_id,
  1256. pdev->pdev_id);
  1257. rx_mac_srng = dp_get_rxdma_ring(pdev, lmac_id);
  1258. if (!rx_mac_srng->hal_srng)
  1259. continue;
  1260. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  1261. rx_mac_srng->hal_srng,
  1262. RXDMA_BUF, RX_DATA_BUFFER_SIZE,
  1263. &htt_tlv_filter);
  1264. }
  1265. }
  1266. return status;
  1267. }
  1268. #else
  1269. /**
  1270. * dp_rxdma_ring_sel_cfg_be() - Setup RXDMA ring config
  1271. * @soc: Common DP soc handle
  1272. *
  1273. * Return: QDF_STATUS
  1274. */
  1275. static QDF_STATUS
  1276. dp_rxdma_ring_sel_cfg_be(struct dp_soc *soc)
  1277. {
  1278. int i;
  1279. int mac_id;
  1280. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  1281. struct dp_srng *rx_mac_srng;
  1282. QDF_STATUS status = QDF_STATUS_SUCCESS;
  1283. /*
  1284. * In Beryllium chipset msdu_start, mpdu_end
  1285. * and rx_attn are part of msdu_end/mpdu_start
  1286. */
  1287. htt_tlv_filter.msdu_start = 0;
  1288. htt_tlv_filter.mpdu_end = 0;
  1289. htt_tlv_filter.attention = 0;
  1290. htt_tlv_filter.mpdu_start = 1;
  1291. htt_tlv_filter.msdu_end = 1;
  1292. htt_tlv_filter.packet = 1;
  1293. htt_tlv_filter.packet_header = 1;
  1294. htt_tlv_filter.ppdu_start = 0;
  1295. htt_tlv_filter.ppdu_end = 0;
  1296. htt_tlv_filter.ppdu_end_user_stats = 0;
  1297. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  1298. htt_tlv_filter.ppdu_end_status_done = 0;
  1299. htt_tlv_filter.enable_fp = 1;
  1300. htt_tlv_filter.enable_md = 0;
  1301. htt_tlv_filter.enable_md = 0;
  1302. htt_tlv_filter.enable_mo = 0;
  1303. htt_tlv_filter.fp_mgmt_filter = 0;
  1304. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_BA_REQ;
  1305. htt_tlv_filter.fp_data_filter = (FILTER_DATA_UCAST |
  1306. FILTER_DATA_DATA);
  1307. htt_tlv_filter.fp_data_filter |=
  1308. hal_rx_en_mcast_fp_data_filter(soc->hal_soc) ?
  1309. FILTER_DATA_MCAST : 0;
  1310. htt_tlv_filter.mo_mgmt_filter = 0;
  1311. htt_tlv_filter.mo_ctrl_filter = 0;
  1312. htt_tlv_filter.mo_data_filter = 0;
  1313. htt_tlv_filter.md_data_filter = 0;
  1314. htt_tlv_filter.offset_valid = true;
  1315. /* Not subscribing to mpdu_end, msdu_start and rx_attn */
  1316. htt_tlv_filter.rx_mpdu_end_offset = 0;
  1317. htt_tlv_filter.rx_msdu_start_offset = 0;
  1318. htt_tlv_filter.rx_attn_offset = 0;
  1319. /*
  1320. * For monitor mode, the packet hdr tlv is enabled later during
  1321. * filter update
  1322. */
  1323. if (soc->cdp_soc.ol_ops->get_con_mode &&
  1324. soc->cdp_soc.ol_ops->get_con_mode() == QDF_GLOBAL_MONITOR_MODE)
  1325. htt_tlv_filter.rx_packet_offset = soc->rx_mon_pkt_tlv_size;
  1326. else
  1327. htt_tlv_filter.rx_packet_offset = soc->rx_pkt_tlv_size;
  1328. htt_tlv_filter.rx_header_offset =
  1329. hal_rx_pkt_tlv_offset_get(soc->hal_soc);
  1330. htt_tlv_filter.rx_mpdu_start_offset =
  1331. hal_rx_mpdu_start_offset_get(soc->hal_soc);
  1332. htt_tlv_filter.rx_msdu_end_offset =
  1333. hal_rx_msdu_end_offset_get(soc->hal_soc);
  1334. dp_info("TLV subscription\n"
  1335. "msdu_start %d, mpdu_end %d, attention %d"
  1336. "mpdu_start %d, msdu_end %d, pkt_hdr %d, pkt %d\n"
  1337. "TLV offsets\n"
  1338. "msdu_start %d, mpdu_end %d, attention %d"
  1339. "mpdu_start %d, msdu_end %d, pkt_hdr %d, pkt %d\n",
  1340. htt_tlv_filter.msdu_start,
  1341. htt_tlv_filter.mpdu_end,
  1342. htt_tlv_filter.attention,
  1343. htt_tlv_filter.mpdu_start,
  1344. htt_tlv_filter.msdu_end,
  1345. htt_tlv_filter.packet_header,
  1346. htt_tlv_filter.packet,
  1347. htt_tlv_filter.rx_msdu_start_offset,
  1348. htt_tlv_filter.rx_mpdu_end_offset,
  1349. htt_tlv_filter.rx_attn_offset,
  1350. htt_tlv_filter.rx_mpdu_start_offset,
  1351. htt_tlv_filter.rx_msdu_end_offset,
  1352. htt_tlv_filter.rx_header_offset,
  1353. htt_tlv_filter.rx_packet_offset);
  1354. for (i = 0; i < MAX_PDEV_CNT; i++) {
  1355. struct dp_pdev *pdev = soc->pdev_list[i];
  1356. if (!pdev)
  1357. continue;
  1358. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1359. int mac_for_pdev =
  1360. dp_get_mac_id_for_pdev(mac_id, pdev->pdev_id);
  1361. /*
  1362. * Obtain lmac id from pdev to access the LMAC ring
  1363. * in soc context
  1364. */
  1365. int lmac_id =
  1366. dp_get_lmac_id_for_pdev_id(soc, mac_id,
  1367. pdev->pdev_id);
  1368. rx_mac_srng = dp_get_rxdma_ring(pdev, lmac_id);
  1369. if (!rx_mac_srng->hal_srng)
  1370. continue;
  1371. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  1372. rx_mac_srng->hal_srng,
  1373. RXDMA_BUF, RX_DATA_BUFFER_SIZE,
  1374. &htt_tlv_filter);
  1375. }
  1376. }
  1377. return status;
  1378. }
  1379. #endif
  1380. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  1381. /**
  1382. * dp_service_near_full_srngs_be() - Main bottom half callback for the
  1383. * near-full IRQs.
  1384. * @soc: Datapath SoC handle
  1385. * @int_ctx: Interrupt context
  1386. * @dp_budget: Budget of the work that can be done in the bottom half
  1387. *
  1388. * Return: work done in the handler
  1389. */
  1390. static uint32_t
  1391. dp_service_near_full_srngs_be(struct dp_soc *soc, struct dp_intr *int_ctx,
  1392. uint32_t dp_budget)
  1393. {
  1394. int ring = 0;
  1395. int budget = dp_budget;
  1396. uint32_t work_done = 0;
  1397. uint32_t remaining_quota = dp_budget;
  1398. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  1399. int tx_ring_near_full_mask = int_ctx->tx_ring_near_full_mask;
  1400. int rx_near_full_grp_1_mask = int_ctx->rx_near_full_grp_1_mask;
  1401. int rx_near_full_grp_2_mask = int_ctx->rx_near_full_grp_2_mask;
  1402. int rx_near_full_mask = rx_near_full_grp_1_mask |
  1403. rx_near_full_grp_2_mask;
  1404. dp_verbose_debug("rx_ring_near_full 0x%x tx_ring_near_full 0x%x",
  1405. rx_near_full_mask,
  1406. tx_ring_near_full_mask);
  1407. if (rx_near_full_mask) {
  1408. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1409. if (!(rx_near_full_mask & (1 << ring)))
  1410. continue;
  1411. work_done = dp_rx_nf_process(int_ctx,
  1412. soc->reo_dest_ring[ring].hal_srng,
  1413. ring, remaining_quota);
  1414. if (work_done) {
  1415. intr_stats->num_rx_ring_near_full_masks[ring]++;
  1416. dp_verbose_debug("rx NF mask 0x%x ring %d, work_done %d budget %d",
  1417. rx_near_full_mask, ring,
  1418. work_done,
  1419. budget);
  1420. budget -= work_done;
  1421. if (budget <= 0)
  1422. goto budget_done;
  1423. remaining_quota = budget;
  1424. }
  1425. }
  1426. }
  1427. if (tx_ring_near_full_mask) {
  1428. for (ring = 0; ring < soc->num_tcl_data_rings; ring++) {
  1429. if (!(tx_ring_near_full_mask & (1 << ring)))
  1430. continue;
  1431. work_done = dp_tx_comp_nf_handler(int_ctx, soc,
  1432. soc->tx_comp_ring[ring].hal_srng,
  1433. ring, remaining_quota);
  1434. if (work_done) {
  1435. intr_stats->num_tx_comp_ring_near_full_masks[ring]++;
  1436. dp_verbose_debug("tx NF mask 0x%x ring %d, work_done %d budget %d",
  1437. tx_ring_near_full_mask, ring,
  1438. work_done, budget);
  1439. budget -= work_done;
  1440. if (budget <= 0)
  1441. break;
  1442. remaining_quota = budget;
  1443. }
  1444. }
  1445. }
  1446. intr_stats->num_near_full_masks++;
  1447. budget_done:
  1448. return dp_budget - budget;
  1449. }
  1450. /**
  1451. * dp_srng_test_and_update_nf_params_be() - Check if the srng is in near full
  1452. * state and set the reap_limit appropriately
  1453. * as per the near full state
  1454. * @soc: Datapath soc handle
  1455. * @dp_srng: Datapath handle for SRNG
  1456. * @max_reap_limit: [Output Buffer] Buffer to set the max reap limit as per
  1457. * the srng near-full state
  1458. *
  1459. * Return: 1, if the srng is in near-full state
  1460. * 0, if the srng is not in near-full state
  1461. */
  1462. static int
  1463. dp_srng_test_and_update_nf_params_be(struct dp_soc *soc,
  1464. struct dp_srng *dp_srng,
  1465. int *max_reap_limit)
  1466. {
  1467. return _dp_srng_test_and_update_nf_params(soc, dp_srng, max_reap_limit);
  1468. }
  1469. /**
  1470. * dp_init_near_full_arch_ops_be() - Initialize the arch ops handler for the
  1471. * near full IRQ handling operations.
  1472. * @arch_ops: arch ops handle
  1473. *
  1474. * Return: none
  1475. */
  1476. static inline void
  1477. dp_init_near_full_arch_ops_be(struct dp_arch_ops *arch_ops)
  1478. {
  1479. arch_ops->dp_service_near_full_srngs = dp_service_near_full_srngs_be;
  1480. arch_ops->dp_srng_test_and_update_nf_params =
  1481. dp_srng_test_and_update_nf_params_be;
  1482. }
  1483. #else
  1484. static inline void
  1485. dp_init_near_full_arch_ops_be(struct dp_arch_ops *arch_ops)
  1486. {
  1487. }
  1488. #endif
  1489. static inline
  1490. QDF_STATUS dp_srng_init_be(struct dp_soc *soc, struct dp_srng *srng,
  1491. int ring_type, int ring_num, int mac_id)
  1492. {
  1493. return dp_srng_init_idx(soc, srng, ring_type, ring_num, mac_id, 0);
  1494. }
  1495. #ifdef WLAN_SUPPORT_PPEDS
  1496. static void dp_soc_ppeds_srng_deinit(struct dp_soc *soc)
  1497. {
  1498. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1499. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  1500. soc_cfg_ctx = soc->wlan_cfg_ctx;
  1501. if (!be_soc->ppeds_handle)
  1502. return;
  1503. dp_srng_deinit(soc, &be_soc->ppe2tcl_ring, PPE2TCL, 0);
  1504. wlan_minidump_remove(be_soc->ppe2tcl_ring.base_vaddr_unaligned,
  1505. be_soc->ppe2tcl_ring.alloc_size,
  1506. soc->ctrl_psoc,
  1507. WLAN_MD_DP_SRNG_PPE2TCL,
  1508. "ppe2tcl_ring");
  1509. dp_srng_deinit(soc, &be_soc->reo2ppe_ring, REO2PPE, 0);
  1510. wlan_minidump_remove(be_soc->reo2ppe_ring.base_vaddr_unaligned,
  1511. be_soc->reo2ppe_ring.alloc_size,
  1512. soc->ctrl_psoc,
  1513. WLAN_MD_DP_SRNG_REO2PPE,
  1514. "reo2ppe_ring");
  1515. dp_srng_deinit(soc, &be_soc->ppeds_wbm_release_ring, WBM2SW_RELEASE,
  1516. WBM2_SW_PPE_REL_RING_ID);
  1517. wlan_minidump_remove(be_soc->ppeds_wbm_release_ring.base_vaddr_unaligned,
  1518. be_soc->ppeds_wbm_release_ring.alloc_size,
  1519. soc->ctrl_psoc,
  1520. WLAN_MD_DP_SRNG_PPE_WBM2SW_RELEASE,
  1521. "ppeds_wbm_release_ring");
  1522. }
  1523. static void dp_soc_ppeds_srng_free(struct dp_soc *soc)
  1524. {
  1525. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1526. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  1527. soc_cfg_ctx = soc->wlan_cfg_ctx;
  1528. dp_srng_free(soc, &be_soc->ppeds_wbm_release_ring);
  1529. dp_srng_free(soc, &be_soc->ppe2tcl_ring);
  1530. dp_srng_free(soc, &be_soc->reo2ppe_ring);
  1531. }
  1532. static QDF_STATUS dp_soc_ppeds_srng_alloc(struct dp_soc *soc)
  1533. {
  1534. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1535. uint32_t entries;
  1536. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  1537. soc_cfg_ctx = soc->wlan_cfg_ctx;
  1538. if (!be_soc->ppeds_handle)
  1539. return QDF_STATUS_SUCCESS;
  1540. entries = wlan_cfg_get_dp_soc_reo2ppe_ring_size(soc_cfg_ctx);
  1541. if (dp_srng_alloc(soc, &be_soc->reo2ppe_ring, REO2PPE,
  1542. entries, 0)) {
  1543. dp_err("%pK: dp_srng_alloc failed for reo2ppe", soc);
  1544. goto fail;
  1545. }
  1546. entries = wlan_cfg_get_dp_soc_ppe2tcl_ring_size(soc_cfg_ctx);
  1547. if (dp_srng_alloc(soc, &be_soc->ppe2tcl_ring, PPE2TCL,
  1548. entries, 0)) {
  1549. dp_err("%pK: dp_srng_alloc failed for ppe2tcl_ring", soc);
  1550. goto fail;
  1551. }
  1552. entries = wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  1553. if (dp_srng_alloc(soc, &be_soc->ppeds_wbm_release_ring, WBM2SW_RELEASE,
  1554. entries, 1)) {
  1555. dp_err("%pK: dp_srng_alloc failed for ppeds_wbm_release_ring",
  1556. soc);
  1557. goto fail;
  1558. }
  1559. return QDF_STATUS_SUCCESS;
  1560. fail:
  1561. dp_soc_ppeds_srng_free(soc);
  1562. return QDF_STATUS_E_NOMEM;
  1563. }
  1564. static QDF_STATUS dp_soc_ppeds_srng_init(struct dp_soc *soc)
  1565. {
  1566. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1567. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  1568. hal_soc_handle_t hal_soc = soc->hal_soc;
  1569. struct dp_ppe_ds_idxs idx = {0};
  1570. soc_cfg_ctx = soc->wlan_cfg_ctx;
  1571. if (!be_soc->ppeds_handle)
  1572. return QDF_STATUS_SUCCESS;
  1573. if (dp_ppeds_register_soc_be(be_soc, &idx)) {
  1574. dp_err("%pK: ppeds registration failed", soc);
  1575. goto fail;
  1576. }
  1577. if (dp_srng_init_idx(soc, &be_soc->reo2ppe_ring, REO2PPE, 0, 0,
  1578. idx.reo2ppe_start_idx)) {
  1579. dp_err("%pK: dp_srng_init failed for reo2ppe", soc);
  1580. goto fail;
  1581. }
  1582. wlan_minidump_log(be_soc->reo2ppe_ring.base_vaddr_unaligned,
  1583. be_soc->reo2ppe_ring.alloc_size,
  1584. soc->ctrl_psoc,
  1585. WLAN_MD_DP_SRNG_REO2PPE,
  1586. "reo2ppe_ring");
  1587. hal_reo_config_reo2ppe_dest_info(hal_soc);
  1588. if (dp_srng_init_idx(soc, &be_soc->ppe2tcl_ring, PPE2TCL, 0, 0,
  1589. idx.ppe2tcl_start_idx)) {
  1590. dp_err("%pK: dp_srng_init failed for ppe2tcl_ring", soc);
  1591. goto fail;
  1592. }
  1593. wlan_minidump_log(be_soc->ppe2tcl_ring.base_vaddr_unaligned,
  1594. be_soc->ppe2tcl_ring.alloc_size,
  1595. soc->ctrl_psoc,
  1596. WLAN_MD_DP_SRNG_PPE2TCL,
  1597. "ppe2tcl_ring");
  1598. hal_tx_config_rbm_mapping_be(soc->hal_soc,
  1599. be_soc->ppe2tcl_ring.hal_srng,
  1600. WBM2_SW_PPE_REL_MAP_ID);
  1601. if (dp_srng_init(soc, &be_soc->ppeds_wbm_release_ring, WBM2SW_RELEASE,
  1602. WBM2_SW_PPE_REL_RING_ID, 0)) {
  1603. dp_err("%pK: dp_srng_init failed for ppeds_wbm_release_ring",
  1604. soc);
  1605. goto fail;
  1606. }
  1607. wlan_minidump_log(be_soc->ppeds_wbm_release_ring.base_vaddr_unaligned,
  1608. be_soc->ppeds_wbm_release_ring.alloc_size,
  1609. soc->ctrl_psoc, WLAN_MD_DP_SRNG_PPE_WBM2SW_RELEASE,
  1610. "ppeds_wbm_release_ring");
  1611. return QDF_STATUS_SUCCESS;
  1612. fail:
  1613. dp_soc_ppeds_srng_deinit(soc);
  1614. return QDF_STATUS_E_NOMEM;
  1615. }
  1616. #else
  1617. static void dp_soc_ppeds_srng_deinit(struct dp_soc *soc)
  1618. {
  1619. }
  1620. static void dp_soc_ppeds_srng_free(struct dp_soc *soc)
  1621. {
  1622. }
  1623. static QDF_STATUS dp_soc_ppeds_srng_alloc(struct dp_soc *soc)
  1624. {
  1625. return QDF_STATUS_SUCCESS;
  1626. }
  1627. static QDF_STATUS dp_soc_ppeds_srng_init(struct dp_soc *soc)
  1628. {
  1629. return QDF_STATUS_SUCCESS;
  1630. }
  1631. #endif
  1632. static void dp_soc_srng_deinit_be(struct dp_soc *soc)
  1633. {
  1634. uint32_t i;
  1635. dp_soc_ppeds_srng_deinit(soc);
  1636. if (soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  1637. for (i = 0; i < soc->num_rx_refill_buf_rings; i++) {
  1638. dp_srng_deinit(soc, &soc->rx_refill_buf_ring[i],
  1639. RXDMA_BUF, 0);
  1640. }
  1641. }
  1642. }
  1643. static void dp_soc_srng_free_be(struct dp_soc *soc)
  1644. {
  1645. uint32_t i;
  1646. dp_soc_ppeds_srng_free(soc);
  1647. if (soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  1648. for (i = 0; i < soc->num_rx_refill_buf_rings; i++)
  1649. dp_srng_free(soc, &soc->rx_refill_buf_ring[i]);
  1650. }
  1651. }
  1652. static QDF_STATUS dp_soc_srng_alloc_be(struct dp_soc *soc)
  1653. {
  1654. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  1655. uint32_t ring_size;
  1656. uint32_t i;
  1657. soc_cfg_ctx = soc->wlan_cfg_ctx;
  1658. ring_size = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  1659. if (soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  1660. for (i = 0; i < soc->num_rx_refill_buf_rings; i++) {
  1661. if (dp_srng_alloc(soc, &soc->rx_refill_buf_ring[i],
  1662. RXDMA_BUF, ring_size, 0)) {
  1663. dp_err("%pK: dp_srng_alloc failed refill ring",
  1664. soc);
  1665. goto fail;
  1666. }
  1667. }
  1668. }
  1669. if (dp_soc_ppeds_srng_alloc(soc)) {
  1670. dp_err("%pK: ppe rings alloc failed",
  1671. soc);
  1672. goto fail;
  1673. }
  1674. return QDF_STATUS_SUCCESS;
  1675. fail:
  1676. dp_soc_srng_free_be(soc);
  1677. return QDF_STATUS_E_NOMEM;
  1678. }
  1679. static QDF_STATUS dp_soc_srng_init_be(struct dp_soc *soc)
  1680. {
  1681. int i = 0;
  1682. if (soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  1683. for (i = 0; i < soc->num_rx_refill_buf_rings; i++) {
  1684. if (dp_srng_init(soc, &soc->rx_refill_buf_ring[i],
  1685. RXDMA_BUF, 0, 0)) {
  1686. dp_err("%pK: dp_srng_init failed refill ring",
  1687. soc);
  1688. goto fail;
  1689. }
  1690. }
  1691. }
  1692. if (dp_soc_ppeds_srng_init(soc)) {
  1693. dp_err("%pK: ppe ds rings init failed",
  1694. soc);
  1695. goto fail;
  1696. }
  1697. return QDF_STATUS_SUCCESS;
  1698. fail:
  1699. dp_soc_srng_deinit_be(soc);
  1700. return QDF_STATUS_E_NOMEM;
  1701. }
  1702. #ifdef WLAN_FEATURE_11BE_MLO
  1703. static inline unsigned
  1704. dp_mlo_peer_find_hash_index(dp_mld_peer_hash_obj_t mld_hash_obj,
  1705. union dp_align_mac_addr *mac_addr)
  1706. {
  1707. uint32_t index;
  1708. index =
  1709. mac_addr->align2.bytes_ab ^
  1710. mac_addr->align2.bytes_cd ^
  1711. mac_addr->align2.bytes_ef;
  1712. index ^= index >> mld_hash_obj->mld_peer_hash.idx_bits;
  1713. index &= mld_hash_obj->mld_peer_hash.mask;
  1714. return index;
  1715. }
  1716. QDF_STATUS
  1717. dp_mlo_peer_find_hash_attach_be(dp_mld_peer_hash_obj_t mld_hash_obj,
  1718. int hash_elems)
  1719. {
  1720. int i, log2;
  1721. if (!mld_hash_obj)
  1722. return QDF_STATUS_E_FAILURE;
  1723. hash_elems *= DP_PEER_HASH_LOAD_MULT;
  1724. hash_elems >>= DP_PEER_HASH_LOAD_SHIFT;
  1725. log2 = dp_log2_ceil(hash_elems);
  1726. hash_elems = 1 << log2;
  1727. mld_hash_obj->mld_peer_hash.mask = hash_elems - 1;
  1728. mld_hash_obj->mld_peer_hash.idx_bits = log2;
  1729. /* allocate an array of TAILQ peer object lists */
  1730. mld_hash_obj->mld_peer_hash.bins = qdf_mem_malloc(
  1731. hash_elems * sizeof(TAILQ_HEAD(anonymous_tail_q, dp_peer)));
  1732. if (!mld_hash_obj->mld_peer_hash.bins)
  1733. return QDF_STATUS_E_NOMEM;
  1734. for (i = 0; i < hash_elems; i++)
  1735. TAILQ_INIT(&mld_hash_obj->mld_peer_hash.bins[i]);
  1736. qdf_spinlock_create(&mld_hash_obj->mld_peer_hash_lock);
  1737. return QDF_STATUS_SUCCESS;
  1738. }
  1739. void
  1740. dp_mlo_peer_find_hash_detach_be(dp_mld_peer_hash_obj_t mld_hash_obj)
  1741. {
  1742. if (!mld_hash_obj)
  1743. return;
  1744. if (mld_hash_obj->mld_peer_hash.bins) {
  1745. qdf_mem_free(mld_hash_obj->mld_peer_hash.bins);
  1746. mld_hash_obj->mld_peer_hash.bins = NULL;
  1747. qdf_spinlock_destroy(&mld_hash_obj->mld_peer_hash_lock);
  1748. }
  1749. }
  1750. #ifdef WLAN_MLO_MULTI_CHIP
  1751. static QDF_STATUS dp_mlo_peer_find_hash_attach_wrapper(struct dp_soc *soc)
  1752. {
  1753. /* In case of MULTI chip MLO peer hash table when MLO global object
  1754. * is created, avoid from SOC attach path
  1755. */
  1756. return QDF_STATUS_SUCCESS;
  1757. }
  1758. static void dp_mlo_peer_find_hash_detach_wrapper(struct dp_soc *soc)
  1759. {
  1760. }
  1761. #else
  1762. static QDF_STATUS dp_mlo_peer_find_hash_attach_wrapper(struct dp_soc *soc)
  1763. {
  1764. dp_mld_peer_hash_obj_t mld_hash_obj;
  1765. mld_hash_obj = dp_mlo_get_peer_hash_obj(soc);
  1766. if (!mld_hash_obj)
  1767. return QDF_STATUS_E_FAILURE;
  1768. return dp_mlo_peer_find_hash_attach_be(mld_hash_obj, soc->max_peers);
  1769. }
  1770. static void dp_mlo_peer_find_hash_detach_wrapper(struct dp_soc *soc)
  1771. {
  1772. dp_mld_peer_hash_obj_t mld_hash_obj;
  1773. mld_hash_obj = dp_mlo_get_peer_hash_obj(soc);
  1774. if (!mld_hash_obj)
  1775. return;
  1776. return dp_mlo_peer_find_hash_detach_be(mld_hash_obj);
  1777. }
  1778. #endif
  1779. #ifdef QCA_ENHANCED_STATS_SUPPORT
  1780. static uint8_t
  1781. dp_get_hw_link_id_be(struct dp_pdev *pdev)
  1782. {
  1783. struct dp_pdev_be *be_pdev = dp_get_be_pdev_from_dp_pdev(pdev);
  1784. return be_pdev->mlo_link_id;
  1785. }
  1786. #else
  1787. static uint8_t
  1788. dp_get_hw_link_id_be(struct dp_pdev *pdev)
  1789. {
  1790. return 0;
  1791. }
  1792. #endif /* QCA_ENHANCED_STATS_SUPPORT */
  1793. static struct dp_peer *
  1794. dp_mlo_peer_find_hash_find_be(struct dp_soc *soc,
  1795. uint8_t *peer_mac_addr,
  1796. int mac_addr_is_aligned,
  1797. enum dp_mod_id mod_id,
  1798. uint8_t vdev_id)
  1799. {
  1800. union dp_align_mac_addr local_mac_addr_aligned, *mac_addr;
  1801. uint32_t index;
  1802. struct dp_peer *peer;
  1803. struct dp_vdev *vdev;
  1804. dp_mld_peer_hash_obj_t mld_hash_obj;
  1805. mld_hash_obj = dp_mlo_get_peer_hash_obj(soc);
  1806. if (!mld_hash_obj)
  1807. return NULL;
  1808. if (!mld_hash_obj->mld_peer_hash.bins)
  1809. return NULL;
  1810. if (mac_addr_is_aligned) {
  1811. mac_addr = (union dp_align_mac_addr *)peer_mac_addr;
  1812. } else {
  1813. qdf_mem_copy(
  1814. &local_mac_addr_aligned.raw[0],
  1815. peer_mac_addr, QDF_MAC_ADDR_SIZE);
  1816. mac_addr = &local_mac_addr_aligned;
  1817. }
  1818. if (vdev_id != DP_VDEV_ALL) {
  1819. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, mod_id);
  1820. if (!vdev) {
  1821. dp_err("vdev is null\n");
  1822. return NULL;
  1823. }
  1824. } else {
  1825. vdev = NULL;
  1826. }
  1827. /* search mld peer table if no link peer for given mac address */
  1828. index = dp_mlo_peer_find_hash_index(mld_hash_obj, mac_addr);
  1829. qdf_spin_lock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1830. TAILQ_FOREACH(peer, &mld_hash_obj->mld_peer_hash.bins[index],
  1831. hash_list_elem) {
  1832. if (dp_peer_find_mac_addr_cmp(mac_addr, &peer->mac_addr) == 0) {
  1833. if ((vdev_id == DP_VDEV_ALL) || (
  1834. dp_peer_find_mac_addr_cmp(
  1835. &peer->vdev->mld_mac_addr,
  1836. &vdev->mld_mac_addr) == 0)) {
  1837. /* take peer reference before returning */
  1838. if (dp_peer_get_ref(NULL, peer, mod_id) !=
  1839. QDF_STATUS_SUCCESS)
  1840. peer = NULL;
  1841. if (vdev)
  1842. dp_vdev_unref_delete(soc, vdev, mod_id);
  1843. qdf_spin_unlock_bh(
  1844. &mld_hash_obj->mld_peer_hash_lock);
  1845. return peer;
  1846. }
  1847. }
  1848. }
  1849. if (vdev)
  1850. dp_vdev_unref_delete(soc, vdev, mod_id);
  1851. qdf_spin_unlock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1852. return NULL; /* failure */
  1853. }
  1854. static void
  1855. dp_mlo_peer_find_hash_remove_be(struct dp_soc *soc, struct dp_peer *peer)
  1856. {
  1857. uint32_t index;
  1858. struct dp_peer *tmppeer = NULL;
  1859. int found = 0;
  1860. dp_mld_peer_hash_obj_t mld_hash_obj;
  1861. mld_hash_obj = dp_mlo_get_peer_hash_obj(soc);
  1862. if (!mld_hash_obj)
  1863. return;
  1864. index = dp_mlo_peer_find_hash_index(mld_hash_obj, &peer->mac_addr);
  1865. QDF_ASSERT(!TAILQ_EMPTY(&mld_hash_obj->mld_peer_hash.bins[index]));
  1866. qdf_spin_lock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1867. TAILQ_FOREACH(tmppeer, &mld_hash_obj->mld_peer_hash.bins[index],
  1868. hash_list_elem) {
  1869. if (tmppeer == peer) {
  1870. found = 1;
  1871. break;
  1872. }
  1873. }
  1874. QDF_ASSERT(found);
  1875. TAILQ_REMOVE(&mld_hash_obj->mld_peer_hash.bins[index], peer,
  1876. hash_list_elem);
  1877. dp_info("Peer %pK (" QDF_MAC_ADDR_FMT ") removed. (found %u)",
  1878. peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw), found);
  1879. dp_peer_unref_delete(peer, DP_MOD_ID_CONFIG);
  1880. qdf_spin_unlock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1881. }
  1882. static void
  1883. dp_mlo_peer_find_hash_add_be(struct dp_soc *soc, struct dp_peer *peer)
  1884. {
  1885. uint32_t index;
  1886. dp_mld_peer_hash_obj_t mld_hash_obj;
  1887. mld_hash_obj = dp_mlo_get_peer_hash_obj(soc);
  1888. if (!mld_hash_obj)
  1889. return;
  1890. index = dp_mlo_peer_find_hash_index(mld_hash_obj, &peer->mac_addr);
  1891. qdf_spin_lock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1892. if (QDF_IS_STATUS_ERROR(dp_peer_get_ref(NULL, peer,
  1893. DP_MOD_ID_CONFIG))) {
  1894. dp_err("fail to get peer ref:" QDF_MAC_ADDR_FMT,
  1895. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  1896. qdf_spin_unlock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1897. return;
  1898. }
  1899. TAILQ_INSERT_TAIL(&mld_hash_obj->mld_peer_hash.bins[index], peer,
  1900. hash_list_elem);
  1901. qdf_spin_unlock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1902. dp_info("Peer %pK (" QDF_MAC_ADDR_FMT ") added",
  1903. peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  1904. }
  1905. void dp_print_mlo_ast_stats_be(struct dp_soc *soc)
  1906. {
  1907. uint32_t index;
  1908. struct dp_peer *peer;
  1909. dp_mld_peer_hash_obj_t mld_hash_obj;
  1910. mld_hash_obj = dp_mlo_get_peer_hash_obj(soc);
  1911. if (!mld_hash_obj)
  1912. return;
  1913. qdf_spin_lock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1914. for (index = 0; index < mld_hash_obj->mld_peer_hash.mask; index++) {
  1915. TAILQ_FOREACH(peer, &mld_hash_obj->mld_peer_hash.bins[index],
  1916. hash_list_elem) {
  1917. dp_print_peer_ast_entries(soc, peer, NULL);
  1918. }
  1919. }
  1920. qdf_spin_unlock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1921. }
  1922. #endif
  1923. #if defined(DP_UMAC_HW_HARD_RESET) && defined(DP_UMAC_HW_RESET_SUPPORT)
  1924. static void dp_reconfig_tx_vdev_mcast_ctrl_be(struct dp_soc *soc,
  1925. struct dp_vdev *vdev)
  1926. {
  1927. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1928. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  1929. hal_soc_handle_t hal_soc = soc->hal_soc;
  1930. uint8_t vdev_id = vdev->vdev_id;
  1931. if (vdev->opmode == wlan_op_mode_sta) {
  1932. if (vdev->pdev->isolation)
  1933. hal_tx_vdev_mcast_ctrl_set(hal_soc, vdev_id,
  1934. HAL_TX_MCAST_CTRL_FW_EXCEPTION);
  1935. else
  1936. hal_tx_vdev_mcast_ctrl_set(hal_soc, vdev_id,
  1937. HAL_TX_MCAST_CTRL_MEC_NOTIFY);
  1938. } else if (vdev->opmode == wlan_op_mode_ap) {
  1939. hal_tx_mcast_mlo_reinject_routing_set(
  1940. hal_soc,
  1941. HAL_TX_MCAST_MLO_REINJECT_TQM_NOTIFY);
  1942. if (vdev->mlo_vdev) {
  1943. hal_tx_vdev_mcast_ctrl_set(
  1944. hal_soc,
  1945. vdev_id,
  1946. HAL_TX_MCAST_CTRL_NO_SPECIAL);
  1947. } else {
  1948. hal_tx_vdev_mcast_ctrl_set(hal_soc,
  1949. vdev_id,
  1950. HAL_TX_MCAST_CTRL_FW_EXCEPTION);
  1951. }
  1952. }
  1953. }
  1954. static void dp_bank_reconfig_be(struct dp_soc *soc, struct dp_vdev *vdev)
  1955. {
  1956. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1957. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  1958. union hal_tx_bank_config *bank_config;
  1959. if (!be_vdev || be_vdev->bank_id == DP_BE_INVALID_BANK_ID)
  1960. return;
  1961. bank_config = &be_soc->bank_profiles[be_vdev->bank_id].bank_config;
  1962. hal_tx_populate_bank_register(be_soc->soc.hal_soc, bank_config,
  1963. be_vdev->bank_id);
  1964. }
  1965. #endif
  1966. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  1967. defined(WLAN_MCAST_MLO)
  1968. static void dp_mlo_mcast_reset_pri_mcast(struct dp_vdev_be *be_vdev,
  1969. struct dp_vdev *ptnr_vdev,
  1970. void *arg)
  1971. {
  1972. struct dp_vdev_be *be_ptnr_vdev =
  1973. dp_get_be_vdev_from_dp_vdev(ptnr_vdev);
  1974. be_ptnr_vdev->mcast_primary = false;
  1975. }
  1976. #if defined(CONFIG_MLO_SINGLE_DEV)
  1977. static void dp_txrx_set_mlo_mcast_primary_vdev_param_be(
  1978. struct dp_vdev *vdev,
  1979. cdp_config_param_type val)
  1980. {
  1981. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  1982. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(
  1983. be_vdev->vdev.pdev->soc);
  1984. be_vdev->mcast_primary = val.cdp_vdev_param_mcast_vdev;
  1985. vdev->mlo_vdev = true;
  1986. if (be_vdev->mcast_primary) {
  1987. struct cdp_txrx_peer_params_update params = {0};
  1988. params.chip_id = be_soc->mlo_chip_id;
  1989. params.pdev_id = be_vdev->vdev.pdev->pdev_id;
  1990. params.osif_vdev = be_vdev->vdev.osif_vdev;
  1991. dp_wdi_event_handler(
  1992. WDI_EVENT_MCAST_PRIMARY_UPDATE,
  1993. be_vdev->vdev.pdev->soc,
  1994. (void *)&params, CDP_INVALID_PEER,
  1995. WDI_NO_VAL, params.pdev_id);
  1996. }
  1997. }
  1998. #else
  1999. static void dp_txrx_set_mlo_mcast_primary_vdev_param_be(
  2000. struct dp_vdev *vdev,
  2001. cdp_config_param_type val)
  2002. {
  2003. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  2004. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(
  2005. be_vdev->vdev.pdev->soc);
  2006. be_vdev->mcast_primary = val.cdp_vdev_param_mcast_vdev;
  2007. vdev->mlo_vdev = true;
  2008. hal_tx_vdev_mcast_ctrl_set(vdev->pdev->soc->hal_soc,
  2009. vdev->vdev_id,
  2010. HAL_TX_MCAST_CTRL_NO_SPECIAL);
  2011. if (be_vdev->mcast_primary) {
  2012. struct cdp_txrx_peer_params_update params = {0};
  2013. dp_mlo_iter_ptnr_vdev(be_soc, be_vdev,
  2014. dp_mlo_mcast_reset_pri_mcast,
  2015. (void *)&be_vdev->mcast_primary,
  2016. DP_MOD_ID_TX_MCAST);
  2017. params.chip_id = be_soc->mlo_chip_id;
  2018. params.pdev_id = vdev->pdev->pdev_id;
  2019. params.osif_vdev = vdev->osif_vdev;
  2020. dp_wdi_event_handler(
  2021. WDI_EVENT_MCAST_PRIMARY_UPDATE,
  2022. vdev->pdev->soc,
  2023. (void *)&params, CDP_INVALID_PEER,
  2024. WDI_NO_VAL, params.pdev_id);
  2025. }
  2026. }
  2027. #endif
  2028. static void dp_txrx_reset_mlo_mcast_primary_vdev_param_be(
  2029. struct dp_vdev *vdev,
  2030. cdp_config_param_type val)
  2031. {
  2032. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  2033. be_vdev->mcast_primary = false;
  2034. vdev->mlo_vdev = false;
  2035. hal_tx_vdev_mcast_ctrl_set(vdev->pdev->soc->hal_soc,
  2036. vdev->vdev_id,
  2037. HAL_TX_MCAST_CTRL_FW_EXCEPTION);
  2038. }
  2039. /**
  2040. * dp_txrx_get_vdev_mcast_param_be() - Target specific ops for getting vdev
  2041. * params related to multicast
  2042. * @soc: DP soc handle
  2043. * @vdev: pointer to vdev structure
  2044. * @val: buffer address
  2045. *
  2046. * Return: QDF_STATUS
  2047. */
  2048. static
  2049. QDF_STATUS dp_txrx_get_vdev_mcast_param_be(struct dp_soc *soc,
  2050. struct dp_vdev *vdev,
  2051. cdp_config_param_type *val)
  2052. {
  2053. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  2054. if (be_vdev->mcast_primary)
  2055. val->cdp_vdev_param_mcast_vdev = true;
  2056. else
  2057. val->cdp_vdev_param_mcast_vdev = false;
  2058. return QDF_STATUS_SUCCESS;
  2059. }
  2060. #else
  2061. static void dp_txrx_set_mlo_mcast_primary_vdev_param_be(
  2062. struct dp_vdev *vdev,
  2063. cdp_config_param_type val)
  2064. {
  2065. }
  2066. static void dp_txrx_reset_mlo_mcast_primary_vdev_param_be(
  2067. struct dp_vdev *vdev,
  2068. cdp_config_param_type val)
  2069. {
  2070. }
  2071. static
  2072. QDF_STATUS dp_txrx_get_vdev_mcast_param_be(struct dp_soc *soc,
  2073. struct dp_vdev *vdev,
  2074. cdp_config_param_type *val)
  2075. {
  2076. return QDF_STATUS_SUCCESS;
  2077. }
  2078. #endif
  2079. #ifdef DP_TX_IMPLICIT_RBM_MAPPING
  2080. static void dp_tx_implicit_rbm_set_be(struct dp_soc *soc,
  2081. uint8_t tx_ring_id,
  2082. uint8_t bm_id)
  2083. {
  2084. hal_tx_config_rbm_mapping_be(soc->hal_soc,
  2085. soc->tcl_data_ring[tx_ring_id].hal_srng,
  2086. bm_id);
  2087. }
  2088. #else
  2089. static void dp_tx_implicit_rbm_set_be(struct dp_soc *soc,
  2090. uint8_t tx_ring_id,
  2091. uint8_t bm_id)
  2092. {
  2093. }
  2094. #endif
  2095. /**
  2096. * dp_txrx_set_vdev_param_be() - Target specific ops while setting vdev params
  2097. * @soc: DP soc handle
  2098. * @vdev: pointer to vdev structure
  2099. * @param: parameter type to get value
  2100. * @val: value
  2101. *
  2102. * Return: QDF_STATUS
  2103. */
  2104. static
  2105. QDF_STATUS dp_txrx_set_vdev_param_be(struct dp_soc *soc,
  2106. struct dp_vdev *vdev,
  2107. enum cdp_vdev_param_type param,
  2108. cdp_config_param_type val)
  2109. {
  2110. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  2111. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  2112. switch (param) {
  2113. case CDP_TX_ENCAP_TYPE:
  2114. case CDP_UPDATE_DSCP_TO_TID_MAP:
  2115. case CDP_UPDATE_TDLS_FLAGS:
  2116. dp_tx_update_bank_profile(be_soc, be_vdev);
  2117. break;
  2118. case CDP_ENABLE_CIPHER:
  2119. if (vdev->tx_encap_type == htt_cmn_pkt_type_raw)
  2120. dp_tx_update_bank_profile(be_soc, be_vdev);
  2121. break;
  2122. case CDP_SET_MCAST_VDEV:
  2123. dp_txrx_set_mlo_mcast_primary_vdev_param_be(vdev, val);
  2124. break;
  2125. case CDP_RESET_MLO_MCAST_VDEV:
  2126. dp_txrx_reset_mlo_mcast_primary_vdev_param_be(vdev, val);
  2127. break;
  2128. default:
  2129. dp_warn("invalid param %d", param);
  2130. break;
  2131. }
  2132. return QDF_STATUS_SUCCESS;
  2133. }
  2134. #ifdef WLAN_FEATURE_11BE_MLO
  2135. #ifdef DP_USE_REDUCED_PEER_ID_FIELD_WIDTH
  2136. static inline void
  2137. dp_soc_max_peer_id_set(struct dp_soc *soc)
  2138. {
  2139. soc->peer_id_shift = dp_log2_ceil(soc->max_peers);
  2140. soc->peer_id_mask = (1 << soc->peer_id_shift) - 1;
  2141. /*
  2142. * Double the peers since we use ML indication bit
  2143. * alongwith peer_id to find peers.
  2144. */
  2145. soc->max_peer_id = 1 << (soc->peer_id_shift + 1);
  2146. }
  2147. #else
  2148. static inline void
  2149. dp_soc_max_peer_id_set(struct dp_soc *soc)
  2150. {
  2151. soc->max_peer_id =
  2152. (1 << (HTT_RX_PEER_META_DATA_V1_ML_PEER_VALID_S + 1)) - 1;
  2153. }
  2154. #endif /* DP_USE_REDUCED_PEER_ID_FIELD_WIDTH */
  2155. #else
  2156. static inline void
  2157. dp_soc_max_peer_id_set(struct dp_soc *soc)
  2158. {
  2159. soc->max_peer_id = soc->max_peers;
  2160. }
  2161. #endif /* WLAN_FEATURE_11BE_MLO */
  2162. static void dp_peer_map_detach_be(struct dp_soc *soc)
  2163. {
  2164. if (soc->host_ast_db_enable)
  2165. dp_peer_ast_hash_detach(soc);
  2166. }
  2167. static QDF_STATUS dp_peer_map_attach_be(struct dp_soc *soc)
  2168. {
  2169. QDF_STATUS status;
  2170. if (soc->host_ast_db_enable) {
  2171. status = dp_peer_ast_hash_attach(soc);
  2172. if (QDF_IS_STATUS_ERROR(status))
  2173. return status;
  2174. }
  2175. dp_soc_max_peer_id_set(soc);
  2176. return QDF_STATUS_SUCCESS;
  2177. }
  2178. static struct dp_peer *dp_find_peer_by_destmac_be(struct dp_soc *soc,
  2179. uint8_t *dest_mac,
  2180. uint8_t vdev_id)
  2181. {
  2182. struct dp_peer *peer = NULL;
  2183. struct dp_peer *tgt_peer = NULL;
  2184. struct dp_ast_entry *ast_entry = NULL;
  2185. uint16_t peer_id;
  2186. qdf_spin_lock_bh(&soc->ast_lock);
  2187. ast_entry = dp_peer_ast_hash_find_soc(soc, dest_mac);
  2188. if (!ast_entry) {
  2189. qdf_spin_unlock_bh(&soc->ast_lock);
  2190. dp_err("NULL ast entry");
  2191. return NULL;
  2192. }
  2193. peer_id = ast_entry->peer_id;
  2194. qdf_spin_unlock_bh(&soc->ast_lock);
  2195. if (peer_id == HTT_INVALID_PEER)
  2196. return NULL;
  2197. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_SAWF);
  2198. if (!peer) {
  2199. dp_err("NULL peer for peer_id:%d", peer_id);
  2200. return NULL;
  2201. }
  2202. tgt_peer = dp_get_tgt_peer_from_peer(peer);
  2203. /*
  2204. * Once tgt_peer is obtained,
  2205. * release the ref taken for original peer.
  2206. */
  2207. dp_peer_get_ref(NULL, tgt_peer, DP_MOD_ID_SAWF);
  2208. dp_peer_unref_delete(peer, DP_MOD_ID_SAWF);
  2209. return tgt_peer;
  2210. }
  2211. #ifdef WLAN_FEATURE_11BE_MLO
  2212. #ifdef WLAN_MCAST_MLO
  2213. static inline void
  2214. dp_initialize_arch_ops_be_mcast_mlo(struct dp_arch_ops *arch_ops)
  2215. {
  2216. arch_ops->dp_tx_mcast_handler = dp_tx_mlo_mcast_handler_be;
  2217. arch_ops->dp_rx_mcast_handler = dp_rx_mlo_igmp_handler;
  2218. arch_ops->dp_tx_is_mcast_primary = dp_tx_mlo_is_mcast_primary_be;
  2219. }
  2220. #else /* WLAN_MCAST_MLO */
  2221. static inline void
  2222. dp_initialize_arch_ops_be_mcast_mlo(struct dp_arch_ops *arch_ops)
  2223. {
  2224. }
  2225. #endif /* WLAN_MCAST_MLO */
  2226. #ifdef WLAN_MLO_MULTI_CHIP
  2227. static inline void
  2228. dp_initialize_arch_ops_be_mlo_multi_chip(struct dp_arch_ops *arch_ops)
  2229. {
  2230. arch_ops->dp_partner_chips_map = dp_mlo_partner_chips_map;
  2231. arch_ops->dp_partner_chips_unmap = dp_mlo_partner_chips_unmap;
  2232. arch_ops->dp_soc_get_by_idle_bm_id = dp_soc_get_by_idle_bm_id;
  2233. }
  2234. #else
  2235. static inline void
  2236. dp_initialize_arch_ops_be_mlo_multi_chip(struct dp_arch_ops *arch_ops)
  2237. {
  2238. }
  2239. #endif
  2240. static inline void
  2241. dp_initialize_arch_ops_be_mlo(struct dp_arch_ops *arch_ops)
  2242. {
  2243. dp_initialize_arch_ops_be_mcast_mlo(arch_ops);
  2244. dp_initialize_arch_ops_be_mlo_multi_chip(arch_ops);
  2245. arch_ops->mlo_peer_find_hash_detach =
  2246. dp_mlo_peer_find_hash_detach_wrapper;
  2247. arch_ops->mlo_peer_find_hash_attach =
  2248. dp_mlo_peer_find_hash_attach_wrapper;
  2249. arch_ops->mlo_peer_find_hash_add = dp_mlo_peer_find_hash_add_be;
  2250. arch_ops->mlo_peer_find_hash_remove = dp_mlo_peer_find_hash_remove_be;
  2251. arch_ops->mlo_peer_find_hash_find = dp_mlo_peer_find_hash_find_be;
  2252. arch_ops->get_hw_link_id = dp_get_hw_link_id_be;
  2253. }
  2254. #else /* WLAN_FEATURE_11BE_MLO */
  2255. static inline void
  2256. dp_initialize_arch_ops_be_mlo(struct dp_arch_ops *arch_ops)
  2257. {
  2258. }
  2259. #endif /* WLAN_FEATURE_11BE_MLO */
  2260. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  2261. #define DP_LMAC_PEER_ID_MSB_LEGACY 2
  2262. #define DP_LMAC_PEER_ID_MSB_MLO 3
  2263. static void dp_peer_get_reo_hash_be(struct dp_vdev *vdev,
  2264. struct cdp_peer_setup_info *setup_info,
  2265. enum cdp_host_reo_dest_ring *reo_dest,
  2266. bool *hash_based,
  2267. uint8_t *lmac_peer_id_msb)
  2268. {
  2269. struct dp_soc *soc = vdev->pdev->soc;
  2270. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  2271. if (!be_soc->mlo_enabled)
  2272. return dp_vdev_get_default_reo_hash(vdev, reo_dest,
  2273. hash_based);
  2274. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  2275. *reo_dest = vdev->pdev->reo_dest;
  2276. /* Not a ML link peer use non-mlo */
  2277. if (!setup_info) {
  2278. *lmac_peer_id_msb = DP_LMAC_PEER_ID_MSB_LEGACY;
  2279. return;
  2280. }
  2281. /* For STA ML VAP we do not have num links info at this point
  2282. * use MLO case always
  2283. */
  2284. if (vdev->opmode == wlan_op_mode_sta) {
  2285. *lmac_peer_id_msb = DP_LMAC_PEER_ID_MSB_MLO;
  2286. return;
  2287. }
  2288. /* For AP ML VAP consider the peer as ML only it associates with
  2289. * multiple links
  2290. */
  2291. if (setup_info->num_links == 1) {
  2292. *lmac_peer_id_msb = DP_LMAC_PEER_ID_MSB_LEGACY;
  2293. return;
  2294. }
  2295. *lmac_peer_id_msb = DP_LMAC_PEER_ID_MSB_MLO;
  2296. }
  2297. static bool dp_reo_remap_config_be(struct dp_soc *soc,
  2298. uint32_t *remap0,
  2299. uint32_t *remap1,
  2300. uint32_t *remap2)
  2301. {
  2302. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  2303. uint32_t reo_config = wlan_cfg_get_reo_rings_mapping(soc->wlan_cfg_ctx);
  2304. uint32_t reo_mlo_config =
  2305. wlan_cfg_mlo_rx_ring_map_get(soc->wlan_cfg_ctx);
  2306. if (!be_soc->mlo_enabled)
  2307. return dp_reo_remap_config(soc, remap0, remap1, remap2);
  2308. *remap0 = hal_reo_ix_remap_value_get_be(soc->hal_soc, reo_mlo_config);
  2309. *remap1 = hal_reo_ix_remap_value_get_be(soc->hal_soc, reo_config);
  2310. *remap2 = hal_reo_ix_remap_value_get_be(soc->hal_soc, reo_mlo_config);
  2311. return true;
  2312. }
  2313. #else
  2314. static void dp_peer_get_reo_hash_be(struct dp_vdev *vdev,
  2315. struct cdp_peer_setup_info *setup_info,
  2316. enum cdp_host_reo_dest_ring *reo_dest,
  2317. bool *hash_based,
  2318. uint8_t *lmac_peer_id_msb)
  2319. {
  2320. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  2321. }
  2322. static bool dp_reo_remap_config_be(struct dp_soc *soc,
  2323. uint32_t *remap0,
  2324. uint32_t *remap1,
  2325. uint32_t *remap2)
  2326. {
  2327. return dp_reo_remap_config(soc, remap0, remap1, remap2);
  2328. }
  2329. #endif
  2330. #ifdef CONFIG_MLO_SINGLE_DEV
  2331. static inline
  2332. void dp_initialize_arch_ops_be_single_dev(struct dp_arch_ops *arch_ops)
  2333. {
  2334. arch_ops->dp_tx_mlo_mcast_send = dp_tx_mlo_mcast_send_be;
  2335. }
  2336. #else
  2337. static inline
  2338. void dp_initialize_arch_ops_be_single_dev(struct dp_arch_ops *arch_ops)
  2339. {
  2340. }
  2341. #endif
  2342. #ifdef IPA_OFFLOAD
  2343. static int8_t dp_ipa_get_bank_id_be(struct dp_soc *soc)
  2344. {
  2345. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  2346. return be_soc->ipa_bank_id;
  2347. }
  2348. #ifdef QCA_IPA_LL_TX_FLOW_CONTROL
  2349. static void dp_ipa_get_wdi_version_be(uint8_t *wdi_ver)
  2350. {
  2351. *wdi_ver = IPA_WDI_4;
  2352. }
  2353. #else
  2354. static inline void dp_ipa_get_wdi_version_be(uint8_t *wdi_ver)
  2355. {
  2356. }
  2357. #endif
  2358. static inline void dp_initialize_arch_ops_be_ipa(struct dp_arch_ops *arch_ops)
  2359. {
  2360. arch_ops->ipa_get_bank_id = dp_ipa_get_bank_id_be;
  2361. arch_ops->ipa_get_wdi_ver = dp_ipa_get_wdi_version_be;
  2362. }
  2363. #else /* !IPA_OFFLOAD */
  2364. static inline void dp_initialize_arch_ops_be_ipa(struct dp_arch_ops *arch_ops)
  2365. {
  2366. }
  2367. #endif /* IPA_OFFLOAD */
  2368. void dp_initialize_arch_ops_be(struct dp_arch_ops *arch_ops)
  2369. {
  2370. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  2371. arch_ops->tx_hw_enqueue = dp_tx_hw_enqueue_be;
  2372. arch_ops->dp_rx_process = dp_rx_process_be;
  2373. arch_ops->dp_tx_send_fast = dp_tx_fast_send_be;
  2374. arch_ops->tx_comp_get_params_from_hal_desc =
  2375. dp_tx_comp_get_params_from_hal_desc_be;
  2376. arch_ops->dp_tx_process_htt_completion =
  2377. dp_tx_process_htt_completion_be;
  2378. arch_ops->dp_tx_desc_pool_alloc = dp_tx_desc_pool_alloc_be;
  2379. arch_ops->dp_tx_desc_pool_free = dp_tx_desc_pool_free_be;
  2380. arch_ops->dp_tx_desc_pool_init = dp_tx_desc_pool_init_be;
  2381. arch_ops->dp_tx_desc_pool_deinit = dp_tx_desc_pool_deinit_be;
  2382. arch_ops->dp_rx_desc_pool_init = dp_rx_desc_pool_init_be;
  2383. arch_ops->dp_rx_desc_pool_deinit = dp_rx_desc_pool_deinit_be;
  2384. arch_ops->dp_wbm_get_rx_desc_from_hal_desc =
  2385. dp_wbm_get_rx_desc_from_hal_desc_be;
  2386. arch_ops->dp_tx_compute_hw_delay = dp_tx_compute_tx_delay_be;
  2387. arch_ops->dp_rx_chain_msdus = dp_rx_chain_msdus_be;
  2388. arch_ops->dp_rx_wbm_err_reap_desc = dp_rx_wbm_err_reap_desc_be;
  2389. arch_ops->dp_rx_null_q_desc_handle = dp_rx_null_q_desc_handle_be;
  2390. #endif
  2391. arch_ops->txrx_get_context_size = dp_get_context_size_be;
  2392. #ifdef WIFI_MONITOR_SUPPORT
  2393. arch_ops->txrx_get_mon_context_size = dp_mon_get_context_size_be;
  2394. #endif
  2395. arch_ops->dp_rx_desc_cookie_2_va =
  2396. dp_rx_desc_cookie_2_va_be;
  2397. arch_ops->dp_rx_intrabss_mcast_handler =
  2398. dp_rx_intrabss_mcast_handler_be;
  2399. arch_ops->dp_rx_word_mask_subscribe = dp_rx_word_mask_subscribe_be;
  2400. arch_ops->txrx_soc_attach = dp_soc_attach_be;
  2401. arch_ops->txrx_soc_detach = dp_soc_detach_be;
  2402. arch_ops->txrx_soc_init = dp_soc_init_be;
  2403. arch_ops->txrx_soc_deinit = dp_soc_deinit_be_wrapper;
  2404. arch_ops->txrx_soc_srng_alloc = dp_soc_srng_alloc_be;
  2405. arch_ops->txrx_soc_srng_init = dp_soc_srng_init_be;
  2406. arch_ops->txrx_soc_srng_deinit = dp_soc_srng_deinit_be;
  2407. arch_ops->txrx_soc_srng_free = dp_soc_srng_free_be;
  2408. arch_ops->txrx_pdev_attach = dp_pdev_attach_be;
  2409. arch_ops->txrx_pdev_detach = dp_pdev_detach_be;
  2410. arch_ops->txrx_vdev_attach = dp_vdev_attach_be;
  2411. arch_ops->txrx_vdev_detach = dp_vdev_detach_be;
  2412. arch_ops->txrx_peer_setup = dp_peer_setup_be;
  2413. arch_ops->txrx_peer_map_attach = dp_peer_map_attach_be;
  2414. arch_ops->txrx_peer_map_detach = dp_peer_map_detach_be;
  2415. arch_ops->dp_rxdma_ring_sel_cfg = dp_rxdma_ring_sel_cfg_be;
  2416. arch_ops->dp_rx_peer_metadata_peer_id_get =
  2417. dp_rx_peer_metadata_peer_id_get_be;
  2418. arch_ops->dp_rx_peer_mdata_link_id_get =
  2419. dp_rx_peer_mdata_link_id_get_be;
  2420. arch_ops->soc_cfg_attach = dp_soc_cfg_attach_be;
  2421. arch_ops->tx_implicit_rbm_set = dp_tx_implicit_rbm_set_be;
  2422. arch_ops->txrx_set_vdev_param = dp_txrx_set_vdev_param_be;
  2423. dp_initialize_arch_ops_be_mlo(arch_ops);
  2424. arch_ops->dp_rx_replenish_soc_get = dp_rx_replensih_soc_get;
  2425. arch_ops->dp_soc_get_num_soc = dp_soc_get_num_soc_be;
  2426. arch_ops->dp_peer_rx_reorder_queue_setup =
  2427. dp_peer_rx_reorder_queue_setup_be;
  2428. arch_ops->txrx_print_peer_stats = dp_print_peer_txrx_stats_be;
  2429. arch_ops->dp_find_peer_by_destmac = dp_find_peer_by_destmac_be;
  2430. #if defined(DP_UMAC_HW_HARD_RESET) && defined(DP_UMAC_HW_RESET_SUPPORT)
  2431. arch_ops->dp_bank_reconfig = dp_bank_reconfig_be;
  2432. arch_ops->dp_reconfig_tx_vdev_mcast_ctrl =
  2433. dp_reconfig_tx_vdev_mcast_ctrl_be;
  2434. arch_ops->dp_cc_reg_cfg_init = dp_cc_reg_cfg_init;
  2435. #endif
  2436. #ifdef WLAN_SUPPORT_PPEDS
  2437. arch_ops->ppeds_handle_attached = dp_ppeds_handle_attached;
  2438. arch_ops->dp_txrx_ppeds_rings_status = dp_ppeds_rings_status;
  2439. arch_ops->txrx_soc_ppeds_start = dp_ppeds_start_soc_be;
  2440. arch_ops->txrx_soc_ppeds_stop = dp_ppeds_stop_soc_be;
  2441. arch_ops->dp_register_ppeds_interrupts = dp_register_ppeds_interrupts;
  2442. arch_ops->dp_free_ppeds_interrupts = dp_free_ppeds_interrupts;
  2443. arch_ops->dp_tx_ppeds_inuse_desc = dp_ppeds_inuse_desc;
  2444. arch_ops->dp_tx_ppeds_cfg_astidx_cache_mapping =
  2445. dp_tx_ppeds_cfg_astidx_cache_mapping;
  2446. #ifdef DP_UMAC_HW_RESET_SUPPORT
  2447. arch_ops->txrx_soc_ppeds_interrupt_stop = dp_ppeds_interrupt_stop_be;
  2448. arch_ops->txrx_soc_ppeds_interrupt_start = dp_ppeds_interrupt_start_be;
  2449. arch_ops->txrx_soc_ppeds_service_status_update =
  2450. dp_ppeds_service_status_update_be;
  2451. arch_ops->txrx_soc_ppeds_enabled_check = dp_ppeds_is_enabled_on_soc;
  2452. arch_ops->txrx_soc_ppeds_txdesc_pool_reset =
  2453. dp_ppeds_tx_desc_pool_reset;
  2454. #endif
  2455. #endif
  2456. dp_init_near_full_arch_ops_be(arch_ops);
  2457. arch_ops->get_reo_qdesc_addr = dp_rx_get_reo_qdesc_addr_be;
  2458. arch_ops->get_rx_hash_key = dp_get_rx_hash_key_be;
  2459. arch_ops->dp_set_rx_fst = dp_set_rx_fst_be;
  2460. arch_ops->dp_get_rx_fst = dp_get_rx_fst_be;
  2461. arch_ops->dp_rx_fst_deref = dp_rx_fst_release_ref_be;
  2462. arch_ops->dp_rx_fst_ref = dp_rx_fst_get_ref_be;
  2463. arch_ops->print_mlo_ast_stats = dp_print_mlo_ast_stats_be;
  2464. arch_ops->peer_get_reo_hash = dp_peer_get_reo_hash_be;
  2465. arch_ops->reo_remap_config = dp_reo_remap_config_be;
  2466. arch_ops->txrx_get_vdev_mcast_param = dp_txrx_get_vdev_mcast_param_be;
  2467. arch_ops->txrx_srng_init = dp_srng_init_be;
  2468. #if defined(DP_POWER_SAVE) || defined(FEATURE_RUNTIME_PM)
  2469. arch_ops->dp_update_ring_hptp = dp_update_ring_hptp;
  2470. #endif
  2471. dp_initialize_arch_ops_be_ipa(arch_ops);
  2472. dp_initialize_arch_ops_be_single_dev(arch_ops);
  2473. }
  2474. #ifdef QCA_SUPPORT_PRIMARY_LINK_MIGRATE
  2475. static void
  2476. dp_primary_link_migration(struct dp_soc *soc, void *cb_ctxt,
  2477. union hal_reo_status *reo_status)
  2478. {
  2479. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  2480. struct dp_mlo_ctxt *dp_mlo = be_soc->ml_ctxt;
  2481. struct dp_soc *pr_soc = NULL;
  2482. struct dp_peer_info *pr_peer_info = (struct dp_peer_info *)cb_ctxt;
  2483. struct dp_peer *new_primary_peer = NULL;
  2484. struct dp_peer *mld_peer = NULL;
  2485. uint8_t primary_vdev_id;
  2486. struct cdp_txrx_peer_params_update params = {0};
  2487. pr_soc = dp_mlo_get_soc_ref_by_chip_id(dp_mlo, pr_peer_info->chip_id);
  2488. if (!pr_soc) {
  2489. dp_htt_err("Invalid soc");
  2490. qdf_mem_free(pr_peer_info);
  2491. return;
  2492. }
  2493. new_primary_peer = pr_soc->peer_id_to_obj_map[
  2494. pr_peer_info->primary_peer_id];
  2495. mld_peer = DP_GET_MLD_PEER_FROM_PEER(new_primary_peer);
  2496. if (!mld_peer) {
  2497. dp_htt_err("Invalid peer");
  2498. qdf_mem_free(pr_peer_info);
  2499. return;
  2500. }
  2501. new_primary_peer->primary_link = 1;
  2502. if (pr_soc && pr_soc->cdp_soc.ol_ops->update_primary_link)
  2503. pr_soc->cdp_soc.ol_ops->update_primary_link(pr_soc->ctrl_psoc,
  2504. new_primary_peer->mac_addr.raw);
  2505. primary_vdev_id = new_primary_peer->vdev->vdev_id;
  2506. dp_vdev_unref_delete(soc, mld_peer->vdev, DP_MOD_ID_CHILD);
  2507. mld_peer->vdev = dp_vdev_get_ref_by_id(pr_soc, primary_vdev_id,
  2508. DP_MOD_ID_CHILD);
  2509. mld_peer->txrx_peer->vdev = mld_peer->vdev;
  2510. params.osif_vdev = (void *)new_primary_peer->vdev->osif_vdev;
  2511. params.peer_mac = mld_peer->mac_addr.raw;
  2512. params.chip_id = pr_peer_info->chip_id;
  2513. params.pdev_id = new_primary_peer->vdev->pdev->pdev_id;
  2514. if (new_primary_peer->vdev->opmode == wlan_op_mode_sta) {
  2515. dp_wdi_event_handler(
  2516. WDI_EVENT_STA_PRIMARY_UMAC_UPDATE,
  2517. pr_soc, (void *)&params,
  2518. new_primary_peer->peer_id,
  2519. WDI_NO_VAL, params.pdev_id);
  2520. } else {
  2521. dp_wdi_event_handler(
  2522. WDI_EVENT_PEER_PRIMARY_UMAC_UPDATE,
  2523. pr_soc, (void *)&params,
  2524. new_primary_peer->peer_id,
  2525. WDI_NO_VAL, params.pdev_id);
  2526. }
  2527. qdf_mem_free(pr_peer_info);
  2528. }
  2529. #ifdef WLAN_SUPPORT_PPEDS
  2530. static QDF_STATUS dp_get_ppe_info_for_vap(struct cdp_soc_t *cdp_soc,
  2531. struct dp_soc *mld_soc,
  2532. struct dp_peer *pr_peer,
  2533. uint16_t *src_info)
  2534. {
  2535. struct dp_soc_be *be_soc_mld = NULL;
  2536. struct cdp_ds_vp_params vp_params = {0};
  2537. struct dp_ppe_vp_profile *ppe_vp_profile;
  2538. QDF_STATUS qdf_status = QDF_STATUS_SUCCESS;
  2539. /*
  2540. * Extract the VP profile from the VAP
  2541. */
  2542. if (!cdp_soc->ol_ops->get_ppeds_profile_info_for_vap) {
  2543. dp_err("%pK: Register get ppeds profile info first", cdp_soc);
  2544. return QDF_STATUS_E_NULL_VALUE;
  2545. }
  2546. /*
  2547. * Check if PPE DS routing is enabled on the associated vap.
  2548. */
  2549. qdf_status = cdp_soc->ol_ops->get_ppeds_profile_info_for_vap(
  2550. mld_soc->ctrl_psoc,
  2551. pr_peer->vdev->vdev_id,
  2552. &vp_params);
  2553. if (QDF_IS_STATUS_ERROR(qdf_status)) {
  2554. dp_err("Could not find ppeds profile info");
  2555. return QDF_STATUS_E_NULL_VALUE;
  2556. }
  2557. /* Check if PPE DS routing is enabled on
  2558. * the associated vap.
  2559. */
  2560. if (vp_params.ppe_vp_type != PPE_VP_USER_TYPE_DS)
  2561. return qdf_status;
  2562. be_soc_mld = dp_get_be_soc_from_dp_soc(mld_soc);
  2563. ppe_vp_profile = &be_soc_mld->ppe_vp_profile[
  2564. vp_params.ppe_vp_profile_idx];
  2565. *src_info = ppe_vp_profile->vp_num;
  2566. return qdf_status;
  2567. }
  2568. #else
  2569. static QDF_STATUS dp_get_ppe_info_for_vap(struct cdp_soc_t *cdp_soc,
  2570. struct dp_soc *mld_soc,
  2571. struct dp_peer *pr_peer,
  2572. uint16_t *src_info)
  2573. {
  2574. return QDF_STATUS_E_NOSUPPORT;
  2575. }
  2576. #endif
  2577. QDF_STATUS dp_htt_reo_migration(struct dp_soc *soc, uint16_t peer_id,
  2578. uint16_t ml_peer_id, uint16_t vdev_id,
  2579. uint8_t pdev_id, uint8_t chip_id)
  2580. {
  2581. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  2582. struct dp_mlo_ctxt *dp_mlo = be_soc->ml_ctxt;
  2583. uint16_t mld_peer_id = dp_gen_ml_peer_id(soc, ml_peer_id);
  2584. struct dp_soc *pr_soc = NULL;
  2585. struct dp_soc *current_pr_soc = NULL;
  2586. struct hal_reo_cmd_params params;
  2587. struct dp_rx_tid *rx_tid;
  2588. struct dp_peer *pr_peer = NULL;
  2589. struct dp_peer *mld_peer = NULL;
  2590. struct dp_soc *mld_soc = NULL;
  2591. struct dp_peer *current_pr_peer = NULL;
  2592. struct dp_peer_info *peer_info;
  2593. struct dp_vdev_be *be_vdev;
  2594. struct cdp_soc_t *cdp_soc;
  2595. uint16_t src_info = 0;
  2596. QDF_STATUS status;
  2597. if (!dp_mlo) {
  2598. dp_htt_err("Invalid dp_mlo ctxt");
  2599. return QDF_STATUS_E_FAILURE;
  2600. }
  2601. pr_soc = dp_mlo_get_soc_ref_by_chip_id(dp_mlo, chip_id);
  2602. if (!pr_soc) {
  2603. dp_htt_err("Invalid soc");
  2604. return QDF_STATUS_E_FAILURE;
  2605. }
  2606. pr_peer = pr_soc->peer_id_to_obj_map[peer_id];
  2607. if (!pr_peer || !(IS_MLO_DP_LINK_PEER(pr_peer))) {
  2608. dp_htt_err("Invalid peer");
  2609. return QDF_STATUS_E_FAILURE;
  2610. }
  2611. mld_peer = DP_GET_MLD_PEER_FROM_PEER(pr_peer);
  2612. if (!mld_peer || (mld_peer->peer_id != mld_peer_id)) {
  2613. dp_htt_err("Invalid mld peer");
  2614. return QDF_STATUS_E_FAILURE;
  2615. }
  2616. current_pr_peer = dp_get_primary_link_peer_by_id(
  2617. pr_soc,
  2618. mld_peer->peer_id,
  2619. DP_MOD_ID_HTT);
  2620. if (!current_pr_peer || (current_pr_peer == pr_peer)) {
  2621. dp_htt_err("Invalid peer");
  2622. return QDF_STATUS_E_FAILURE;
  2623. }
  2624. be_vdev = dp_get_be_vdev_from_dp_vdev(pr_peer->vdev);
  2625. if (!be_vdev) {
  2626. dp_htt_err("Invalid be vdev");
  2627. return QDF_STATUS_E_FAILURE;
  2628. }
  2629. mld_soc = mld_peer->vdev->pdev->soc;
  2630. cdp_soc = &mld_soc->cdp_soc;
  2631. status = dp_get_ppe_info_for_vap(cdp_soc, mld_soc, pr_peer, &src_info);
  2632. if (status == QDF_STATUS_E_NULL_VALUE) {
  2633. dp_htt_err("Invalid ppe info for the vdev");
  2634. return QDF_STATUS_E_FAILURE;
  2635. }
  2636. current_pr_soc = current_pr_peer->vdev->pdev->soc;
  2637. /* Making existing primary peer as non primary */
  2638. current_pr_peer->primary_link = 0;
  2639. dp_peer_unref_delete(current_pr_peer, DP_MOD_ID_HTT);
  2640. dp_peer_rx_reo_shared_qaddr_delete(current_pr_soc, mld_peer);
  2641. peer_info = qdf_mem_malloc(sizeof(struct dp_peer_info));
  2642. if (!peer_info) {
  2643. dp_htt_err("Malloc failed");
  2644. return QDF_STATUS_E_FAILURE;
  2645. }
  2646. peer_info->primary_peer_id = peer_id;
  2647. peer_info->chip_id = chip_id;
  2648. qdf_mem_zero(&params, sizeof(params));
  2649. rx_tid = &mld_peer->rx_tid[0];
  2650. params.std.need_status = 1;
  2651. params.std.addr_lo = rx_tid->hw_qdesc_paddr & 0xffffffff;
  2652. params.std.addr_hi = (uint64_t)(rx_tid->hw_qdesc_paddr) >> 32;
  2653. params.u.fl_cache_params.flush_no_inval = 0;
  2654. params.u.fl_cache_params.flush_entire_cache = 1;
  2655. status = dp_reo_send_cmd(current_pr_soc, CMD_FLUSH_CACHE, &params,
  2656. dp_primary_link_migration,
  2657. (void *)peer_info);
  2658. if (status != QDF_STATUS_SUCCESS) {
  2659. dp_htt_err("Reo flush failed");
  2660. qdf_mem_free(peer_info);
  2661. dp_h2t_ptqm_migration_msg_send(pr_soc, vdev_id, pdev_id,
  2662. chip_id, peer_id, ml_peer_id,
  2663. src_info, QDF_STATUS_E_FAILURE);
  2664. }
  2665. qdf_mem_zero(&params, sizeof(params));
  2666. params.std.need_status = 0;
  2667. params.std.addr_lo = rx_tid->hw_qdesc_paddr & 0xffffffff;
  2668. params.std.addr_hi = (uint64_t)(rx_tid->hw_qdesc_paddr) >> 32;
  2669. params.u.unblk_cache_params.type = UNBLOCK_CACHE;
  2670. dp_reo_send_cmd(current_pr_soc, CMD_UNBLOCK_CACHE, &params, NULL, NULL);
  2671. dp_h2t_ptqm_migration_msg_send(pr_soc, vdev_id, pdev_id,
  2672. chip_id, peer_id, ml_peer_id,
  2673. src_info, QDF_STATUS_SUCCESS);
  2674. return QDF_STATUS_SUCCESS;
  2675. }
  2676. #endif