dp_rx_mon_status.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495
  1. /*
  2. * Copyright (c) 2017 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "dp_types.h"
  19. #include "dp_rx.h"
  20. #include "dp_peer.h"
  21. #include "hal_rx.h"
  22. #include "hal_api.h"
  23. #include "qdf_trace.h"
  24. #include "qdf_nbuf.h"
  25. #include "hal_api_mon.h"
  26. #include "ieee80211.h"
  27. #include "dp_rx_mon.h"
  28. #include "dp_internal.h"
  29. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  30. /**
  31. * dp_rx_mon_status_process_tlv() - Process status TLV in status
  32. * buffer on Rx status Queue posted by status SRNG processing.
  33. * @soc: core txrx main context
  34. * @mac_id: mac_id which is one of 3 mac_ids _ring
  35. *
  36. * Return: none
  37. */
  38. static inline void
  39. dp_rx_mon_status_process_tlv(struct dp_soc *soc, uint32_t mac_id,
  40. uint32_t quota)
  41. {
  42. struct dp_pdev *pdev = soc->pdev_list[mac_id];
  43. struct hal_rx_ppdu_info *ppdu_info;
  44. qdf_nbuf_t status_nbuf;
  45. uint8_t *rx_tlv;
  46. uint8_t *rx_tlv_start;
  47. uint32_t tlv_status = HAL_TLV_STATUS_DUMMY;
  48. ppdu_info = &pdev->ppdu_info;
  49. if (pdev->mon_ppdu_status != DP_PPDU_STATUS_START)
  50. return;
  51. while (!qdf_nbuf_is_queue_empty(&pdev->rx_status_q)) {
  52. status_nbuf = qdf_nbuf_queue_remove(&pdev->rx_status_q);
  53. rx_tlv = qdf_nbuf_data(status_nbuf);
  54. rx_tlv_start = rx_tlv;
  55. #if defined(CONFIG_WIN) && WDI_EVENT_ENABLE
  56. #ifndef REMOVE_PKT_LOG
  57. dp_wdi_event_handler(WDI_EVENT_RX_DESC, soc,
  58. status_nbuf, HTT_INVALID_PEER, WDI_NO_VAL, mac_id);
  59. #endif
  60. #endif
  61. if (pdev->monitor_vdev != NULL) {
  62. do {
  63. tlv_status = hal_rx_status_get_tlv_info(rx_tlv,
  64. ppdu_info);
  65. rx_tlv = hal_rx_status_get_next_tlv(rx_tlv);
  66. if ((rx_tlv - rx_tlv_start) >= RX_BUFFER_SIZE)
  67. break;
  68. } while (tlv_status == HAL_TLV_STATUS_PPDU_NOT_DONE);
  69. }
  70. qdf_nbuf_free(status_nbuf);
  71. if (tlv_status == HAL_TLV_STATUS_PPDU_DONE) {
  72. pdev->mon_ppdu_status = DP_PPDU_STATUS_DONE;
  73. dp_rx_mon_dest_process(soc, mac_id, quota);
  74. pdev->mon_ppdu_status = DP_PPDU_STATUS_START;
  75. }
  76. }
  77. return;
  78. }
  79. /*
  80. * dp_rx_mon_status_srng_process() - Process monitor status ring
  81. * post the status ring buffer to Rx status Queue for later
  82. * processing when status ring is filled with status TLV.
  83. * Allocate a new buffer to status ring if the filled buffer
  84. * is posted.
  85. *
  86. * @soc: core txrx main context
  87. * @mac_id: mac_id which is one of 3 mac_ids
  88. * @quota: No. of ring entry that can be serviced in one shot.
  89. * Return: uint32_t: No. of ring entry that is processed.
  90. */
  91. static inline uint32_t
  92. dp_rx_mon_status_srng_process(struct dp_soc *soc, uint32_t mac_id,
  93. uint32_t quota)
  94. {
  95. struct dp_pdev *pdev = soc->pdev_list[mac_id];
  96. void *hal_soc;
  97. void *mon_status_srng;
  98. void *rxdma_mon_status_ring_entry;
  99. QDF_STATUS status;
  100. uint32_t work_done = 0;
  101. mon_status_srng = pdev->rxdma_mon_status_ring.hal_srng;
  102. qdf_assert(mon_status_srng);
  103. if (!mon_status_srng || !hal_srng_initialized(mon_status_srng)) {
  104. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  105. "%s %d : HAL Monitor Destination Ring Init Failed -- %p\n",
  106. __func__, __LINE__, mon_status_srng);
  107. return work_done;
  108. }
  109. hal_soc = soc->hal_soc;
  110. qdf_assert(hal_soc);
  111. if (qdf_unlikely(hal_srng_access_start(hal_soc, mon_status_srng)))
  112. goto done;
  113. /* mon_status_ring_desc => WBM_BUFFER_RING STRUCT =>
  114. * BUFFER_ADDR_INFO STRUCT
  115. */
  116. while (qdf_likely((rxdma_mon_status_ring_entry =
  117. hal_srng_src_peek(hal_soc, mon_status_srng))
  118. && quota--)) {
  119. uint32_t rx_buf_cookie;
  120. qdf_nbuf_t status_nbuf;
  121. struct dp_rx_desc *rx_desc;
  122. uint8_t *status_buf;
  123. qdf_dma_addr_t paddr;
  124. uint64_t buf_addr;
  125. buf_addr =
  126. (HAL_RX_BUFFER_ADDR_31_0_GET(
  127. rxdma_mon_status_ring_entry) |
  128. ((uint64_t)(HAL_RX_BUFFER_ADDR_39_32_GET(
  129. rxdma_mon_status_ring_entry)) << 32));
  130. if (qdf_likely(buf_addr)) {
  131. rx_buf_cookie =
  132. HAL_RX_BUF_COOKIE_GET(
  133. rxdma_mon_status_ring_entry);
  134. rx_desc = dp_rx_cookie_2_va_mon_status(soc,
  135. rx_buf_cookie);
  136. qdf_assert(rx_desc);
  137. status_nbuf = rx_desc->nbuf;
  138. qdf_nbuf_sync_for_cpu(soc->osdev, status_nbuf,
  139. QDF_DMA_FROM_DEVICE);
  140. status_buf = qdf_nbuf_data(status_nbuf);
  141. status = hal_get_rx_status_done(status_buf);
  142. if (status != QDF_STATUS_SUCCESS) {
  143. QDF_TRACE(QDF_MODULE_ID_DP,
  144. QDF_TRACE_LEVEL_WARN,
  145. "[%s][%d] status not done",
  146. __func__, __LINE__);
  147. break;
  148. }
  149. qdf_nbuf_set_pktlen(status_nbuf, RX_BUFFER_SIZE);
  150. qdf_nbuf_unmap_single(soc->osdev, status_nbuf,
  151. QDF_DMA_FROM_DEVICE);
  152. /* Put the status_nbuf to queue */
  153. qdf_nbuf_queue_add(&pdev->rx_status_q, status_nbuf);
  154. } else {
  155. union dp_rx_desc_list_elem_t *desc_list = NULL;
  156. union dp_rx_desc_list_elem_t *tail = NULL;
  157. struct rx_desc_pool *rx_desc_pool;
  158. uint32_t num_alloc_desc;
  159. rx_desc_pool = &soc->rx_desc_status[mac_id];
  160. num_alloc_desc = dp_rx_get_free_desc_list(soc, mac_id,
  161. rx_desc_pool,
  162. 1,
  163. &desc_list,
  164. &tail);
  165. rx_desc = &desc_list->rx_desc;
  166. }
  167. /* Allocate a new skb */
  168. status_nbuf = qdf_nbuf_alloc(pdev->osif_pdev, RX_BUFFER_SIZE,
  169. RX_BUFFER_RESERVATION, RX_BUFFER_ALIGNMENT, FALSE);
  170. status_buf = qdf_nbuf_data(status_nbuf);
  171. hal_clear_rx_status_done(status_buf);
  172. qdf_nbuf_map_single(soc->osdev, status_nbuf,
  173. QDF_DMA_BIDIRECTIONAL);
  174. paddr = qdf_nbuf_get_frag_paddr(status_nbuf, 0);
  175. rx_desc->nbuf = status_nbuf;
  176. rx_desc->in_use = 1;
  177. hal_rxdma_buff_addr_info_set(rxdma_mon_status_ring_entry,
  178. paddr, rx_desc->cookie, HAL_RX_BUF_RBM_SW3_BM);
  179. rxdma_mon_status_ring_entry =
  180. hal_srng_src_get_next(hal_soc, mon_status_srng);
  181. work_done++;
  182. }
  183. done:
  184. hal_srng_access_end(hal_soc, mon_status_srng);
  185. return work_done;
  186. }
  187. /*
  188. * dp_rx_mon_status_process() - Process monitor status ring and
  189. * TLV in status ring.
  190. *
  191. * @soc: core txrx main context
  192. * @mac_id: mac_id which is one of 3 mac_ids
  193. * @quota: No. of ring entry that can be serviced in one shot.
  194. * Return: uint32_t: No. of ring entry that is processed.
  195. */
  196. static inline uint32_t
  197. dp_rx_mon_status_process(struct dp_soc *soc, uint32_t mac_id, uint32_t quota) {
  198. uint32_t work_done;
  199. work_done = dp_rx_mon_status_srng_process(soc, mac_id, quota);
  200. quota -= work_done;
  201. dp_rx_mon_status_process_tlv(soc, mac_id, quota);
  202. return work_done;
  203. }
  204. /**
  205. * dp_mon_process() - Main monitor mode processing roution.
  206. * This call monitor status ring process then monitor
  207. * destination ring process.
  208. * Called from the bottom half (tasklet/NET_RX_SOFTIRQ)
  209. * @soc: core txrx main context
  210. * @mac_id: mac_id which is one of 3 mac_ids
  211. * @quota: No. of status ring entry that can be serviced in one shot.
  212. * Return: uint32_t: No. of ring entry that is processed.
  213. */
  214. uint32_t
  215. dp_mon_process(struct dp_soc *soc, uint32_t mac_id, uint32_t quota) {
  216. return dp_rx_mon_status_process(soc, mac_id, quota);
  217. }
  218. /**
  219. * dp_rx_pdev_mon_detach() - detach dp rx for status ring
  220. * @pdev: core txrx pdev context
  221. *
  222. * This function will detach DP RX status ring from
  223. * main device context. will free DP Rx resources for
  224. * status ring
  225. *
  226. * Return: QDF_STATUS_SUCCESS: success
  227. * QDF_STATUS_E_RESOURCES: Error return
  228. */
  229. QDF_STATUS
  230. dp_rx_pdev_mon_status_detach(struct dp_pdev *pdev)
  231. {
  232. uint8_t pdev_id = pdev->pdev_id;
  233. struct dp_soc *soc = pdev->soc;
  234. struct rx_desc_pool *rx_desc_pool;
  235. rx_desc_pool = &soc->rx_desc_status[pdev_id];
  236. dp_rx_desc_pool_free(soc, pdev_id, rx_desc_pool);
  237. return QDF_STATUS_SUCCESS;
  238. }
  239. /*
  240. * dp_rx_buffers_replenish() - replenish monitor status ring with
  241. * rx nbufs called during dp rx
  242. * monitor status ring initialization
  243. *
  244. * @soc: core txrx main context
  245. * @mac_id: mac_id which is one of 3 mac_ids
  246. * @dp_rxdma_srng: dp monitor status circular ring
  247. * @rx_desc_pool; Pointer to Rx descriptor pool
  248. * @num_req_buffers: number of buffer to be replenished
  249. * @desc_list: list of descs if called from dp rx monitor status
  250. * process or NULL during dp rx initialization or
  251. * out of buffer interrupt
  252. * @tail: tail of descs list
  253. * @owner: who owns the nbuf (host, NSS etc...)
  254. * Return: return success or failure
  255. */
  256. static inline
  257. QDF_STATUS dp_rx_mon_status_buffers_replenish(struct dp_soc *dp_soc,
  258. uint32_t mac_id,
  259. struct dp_srng *dp_rxdma_srng,
  260. struct rx_desc_pool *rx_desc_pool,
  261. uint32_t num_req_buffers,
  262. union dp_rx_desc_list_elem_t **desc_list,
  263. union dp_rx_desc_list_elem_t **tail,
  264. uint8_t owner)
  265. {
  266. uint32_t num_alloc_desc;
  267. uint16_t num_desc_to_free = 0;
  268. uint32_t num_entries_avail;
  269. uint32_t count;
  270. int sync_hw_ptr = 1;
  271. qdf_dma_addr_t paddr;
  272. qdf_nbuf_t rx_netbuf;
  273. void *rxdma_ring_entry;
  274. union dp_rx_desc_list_elem_t *next;
  275. void *rxdma_srng;
  276. uint8_t *status_buf;
  277. rxdma_srng = dp_rxdma_srng->hal_srng;
  278. qdf_assert(rxdma_srng);
  279. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  280. "[%s][%d] requested %d buffers for replenish\n",
  281. __func__, __LINE__, num_req_buffers);
  282. /*
  283. * if desc_list is NULL, allocate the descs from freelist
  284. */
  285. if (!(*desc_list)) {
  286. num_alloc_desc = dp_rx_get_free_desc_list(dp_soc, mac_id,
  287. rx_desc_pool,
  288. num_req_buffers,
  289. desc_list,
  290. tail);
  291. if (!num_alloc_desc) {
  292. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  293. "[%s][%d] no free rx_descs in freelist\n",
  294. __func__, __LINE__);
  295. return QDF_STATUS_E_NOMEM;
  296. }
  297. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  298. "[%s][%d] %d rx desc allocated\n", __func__, __LINE__,
  299. num_alloc_desc);
  300. num_req_buffers = num_alloc_desc;
  301. }
  302. hal_srng_access_start(dp_soc->hal_soc, rxdma_srng);
  303. num_entries_avail = hal_srng_src_num_avail(dp_soc->hal_soc,
  304. rxdma_srng, sync_hw_ptr);
  305. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  306. "[%s][%d] no of availble entries in rxdma ring: %d\n",
  307. __func__, __LINE__, num_entries_avail);
  308. if (num_entries_avail < num_req_buffers) {
  309. num_desc_to_free = num_req_buffers - num_entries_avail;
  310. num_req_buffers = num_entries_avail;
  311. }
  312. for (count = 0; count < num_req_buffers; count++) {
  313. rxdma_ring_entry = hal_srng_src_get_next(dp_soc->hal_soc,
  314. rxdma_srng);
  315. rx_netbuf = qdf_nbuf_alloc(dp_soc->osdev,
  316. RX_BUFFER_SIZE,
  317. RX_BUFFER_RESERVATION,
  318. RX_BUFFER_ALIGNMENT,
  319. FALSE);
  320. status_buf = qdf_nbuf_data(rx_netbuf);
  321. hal_clear_rx_status_done(status_buf);
  322. memset(status_buf, 0, RX_BUFFER_SIZE);
  323. qdf_nbuf_map_single(dp_soc->osdev, rx_netbuf,
  324. QDF_DMA_BIDIRECTIONAL);
  325. paddr = qdf_nbuf_get_frag_paddr(rx_netbuf, 0);
  326. next = (*desc_list)->next;
  327. (*desc_list)->rx_desc.nbuf = rx_netbuf;
  328. (*desc_list)->rx_desc.in_use = 1;
  329. hal_rxdma_buff_addr_info_set(rxdma_ring_entry, paddr,
  330. (*desc_list)->rx_desc.cookie, owner);
  331. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  332. "[%s][%d] rx_desc=%p, cookie=%d, nbuf=%p, \
  333. status_buf=%p paddr=%p\n",
  334. __func__, __LINE__, &(*desc_list)->rx_desc,
  335. (*desc_list)->rx_desc.cookie, rx_netbuf,
  336. status_buf, (void *)paddr);
  337. *desc_list = next;
  338. }
  339. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  340. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  341. "successfully replenished %d buffers\n", num_req_buffers);
  342. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  343. "%d rx desc added back to free list\n", num_desc_to_free);
  344. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  345. "[%s][%d] desc_list=%p, tail=%p rx_desc=%p, cookie=%d\n",
  346. __func__, __LINE__, desc_list, tail, &(*desc_list)->rx_desc,
  347. (*desc_list)->rx_desc.cookie);
  348. /*
  349. * add any available free desc back to the free list
  350. */
  351. if (*desc_list) {
  352. dp_rx_add_desc_list_to_free_list(dp_soc, desc_list, tail,
  353. mac_id, rx_desc_pool);
  354. }
  355. return QDF_STATUS_SUCCESS;
  356. }
  357. /**
  358. * dp_rx_pdev_mon_status_attach() - attach DP RX monitor status ring
  359. * @pdev: core txrx pdev context
  360. *
  361. * This function will attach a DP RX monitor status ring into pDEV
  362. * and replenish monitor status ring with buffer.
  363. *
  364. * Return: QDF_STATUS_SUCCESS: success
  365. * QDF_STATUS_E_RESOURCES: Error return
  366. */
  367. QDF_STATUS
  368. dp_rx_pdev_mon_status_attach(struct dp_pdev *pdev) {
  369. uint8_t pdev_id = pdev->pdev_id;
  370. struct dp_soc *soc = pdev->soc;
  371. union dp_rx_desc_list_elem_t *desc_list = NULL;
  372. union dp_rx_desc_list_elem_t *tail = NULL;
  373. struct dp_srng *rxdma_srng;
  374. uint32_t rxdma_entries;
  375. struct rx_desc_pool *rx_desc_pool;
  376. QDF_STATUS status;
  377. rxdma_srng = &pdev->rxdma_mon_status_ring;
  378. rxdma_entries = rxdma_srng->alloc_size/hal_srng_get_entrysize(
  379. soc->hal_soc, RXDMA_MONITOR_STATUS);
  380. rx_desc_pool = &soc->rx_desc_status[pdev_id];
  381. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  382. "%s: Mon RX Status Pool[%d] allocation size=%d\n",
  383. __func__, pdev_id, rxdma_entries);
  384. status = dp_rx_desc_pool_alloc(soc, pdev_id, rxdma_entries+1,
  385. rx_desc_pool);
  386. if (!QDF_IS_STATUS_SUCCESS(status)) {
  387. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  388. "%s: dp_rx_desc_pool_alloc() failed \n", __func__);
  389. return status;
  390. }
  391. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  392. "%s: Mon RX Status Buffers Replenish pdev_id=%d\n",
  393. __func__, pdev_id);
  394. status = dp_rx_mon_status_buffers_replenish(soc, pdev_id, rxdma_srng,
  395. rx_desc_pool, rxdma_entries, &desc_list, &tail,
  396. HAL_RX_BUF_RBM_SW3_BM);
  397. if (!QDF_IS_STATUS_SUCCESS(status)) {
  398. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  399. "%s: dp_rx_buffers_replenish() failed \n", __func__);
  400. return status;
  401. }
  402. qdf_nbuf_queue_init(&pdev->rx_status_q);
  403. pdev->mon_ppdu_status = DP_PPDU_STATUS_START;
  404. qdf_mem_zero(&(pdev->ppdu_info.rx_status),
  405. sizeof(pdev->ppdu_info.rx_status));
  406. return QDF_STATUS_SUCCESS;
  407. }