dp_rx_err.c 34 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272
  1. /*
  2. * Copyright (c) 2016-2017 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "dp_types.h"
  19. #include "dp_rx.h"
  20. #include "dp_peer.h"
  21. #include "dp_internal.h"
  22. #include "hal_api.h"
  23. #include "qdf_trace.h"
  24. #include "qdf_nbuf.h"
  25. #ifdef CONFIG_MCL
  26. #include <cds_ieee80211_common.h>
  27. #else
  28. #include <linux/ieee80211.h>
  29. #endif
  30. #include "dp_rx_defrag.h"
  31. #include <enet.h> /* LLC_SNAP_HDR_LEN */
  32. #ifdef RX_DESC_DEBUG_CHECK
  33. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  34. {
  35. if (qdf_unlikely(rx_desc->magic != DP_RX_DESC_MAGIC)) {
  36. return false;
  37. }
  38. rx_desc->magic = 0;
  39. return true;
  40. }
  41. #else
  42. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  43. {
  44. return true;
  45. }
  46. #endif
  47. /**
  48. * dp_rx_msdus_drop() - Drops all MSDU's per MPDU
  49. *
  50. * @soc: core txrx main context
  51. * @ring_desc: opaque pointer to the REO error ring descriptor
  52. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  53. * @head: head of the local descriptor free-list
  54. * @tail: tail of the local descriptor free-list
  55. * @quota: No. of units (packets) that can be serviced in one shot.
  56. *
  57. * This function is used to drop all MSDU in an MPDU
  58. *
  59. * Return: uint32_t: No. of elements processed
  60. */
  61. static uint32_t dp_rx_msdus_drop(struct dp_soc *soc, void *ring_desc,
  62. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  63. union dp_rx_desc_list_elem_t **head,
  64. union dp_rx_desc_list_elem_t **tail,
  65. uint32_t quota)
  66. {
  67. uint32_t rx_bufs_used = 0;
  68. void *link_desc_va;
  69. struct hal_buf_info buf_info;
  70. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  71. int i;
  72. uint8_t *rx_tlv_hdr;
  73. uint32_t tid;
  74. hal_rx_reo_buf_paddr_get(ring_desc, &buf_info);
  75. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  76. /* No UNMAP required -- this is "malloc_consistent" memory */
  77. hal_rx_msdu_list_get(link_desc_va, &msdu_list,
  78. &mpdu_desc_info->msdu_count);
  79. for (i = 0; (i < mpdu_desc_info->msdu_count) && quota--; i++) {
  80. struct dp_rx_desc *rx_desc =
  81. dp_rx_cookie_2_va_rxdma_buf(soc,
  82. msdu_list.sw_cookie[i]);
  83. qdf_assert(rx_desc);
  84. if (!dp_rx_desc_check_magic(rx_desc)) {
  85. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  86. FL("Invalid rx_desc cookie=%d"),
  87. msdu_list.sw_cookie[i]);
  88. return rx_bufs_used;
  89. }
  90. rx_bufs_used++;
  91. tid = hal_rx_mpdu_start_tid_get(rx_desc->rx_buf_start);
  92. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  93. "Packet received with PN error for tid :%d", tid);
  94. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  95. if (hal_rx_encryption_info_valid(rx_tlv_hdr))
  96. hal_rx_print_pn(rx_tlv_hdr);
  97. /* Just free the buffers */
  98. qdf_nbuf_free(rx_desc->nbuf);
  99. dp_rx_add_to_free_desc_list(head, tail, rx_desc);
  100. }
  101. return rx_bufs_used;
  102. }
  103. /**
  104. * dp_rx_pn_error_handle() - Handles PN check errors
  105. *
  106. * @soc: core txrx main context
  107. * @ring_desc: opaque pointer to the REO error ring descriptor
  108. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  109. * @head: head of the local descriptor free-list
  110. * @tail: tail of the local descriptor free-list
  111. * @quota: No. of units (packets) that can be serviced in one shot.
  112. *
  113. * This function implements PN error handling
  114. * If the peer is configured to ignore the PN check errors
  115. * or if DP feels, that this frame is still OK, the frame can be
  116. * re-injected back to REO to use some of the other features
  117. * of REO e.g. duplicate detection/routing to other cores
  118. *
  119. * Return: uint32_t: No. of elements processed
  120. */
  121. static uint32_t
  122. dp_rx_pn_error_handle(struct dp_soc *soc, void *ring_desc,
  123. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  124. union dp_rx_desc_list_elem_t **head,
  125. union dp_rx_desc_list_elem_t **tail,
  126. uint32_t quota)
  127. {
  128. uint16_t peer_id;
  129. uint32_t rx_bufs_used = 0;
  130. struct dp_peer *peer;
  131. bool peer_pn_policy = false;
  132. peer_id = DP_PEER_METADATA_PEER_ID_GET(
  133. mpdu_desc_info->peer_meta_data);
  134. peer = dp_peer_find_by_id(soc, peer_id);
  135. if (qdf_likely(peer)) {
  136. /*
  137. * TODO: Check for peer specific policies & set peer_pn_policy
  138. */
  139. }
  140. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  141. "Packet received with PN error");
  142. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  143. "discard rx due to PN error for peer %pK "
  144. "(%02x:%02x:%02x:%02x:%02x:%02x)\n",
  145. peer,
  146. peer->mac_addr.raw[0], peer->mac_addr.raw[1],
  147. peer->mac_addr.raw[2], peer->mac_addr.raw[3],
  148. peer->mac_addr.raw[4], peer->mac_addr.raw[5]);
  149. /* No peer PN policy -- definitely drop */
  150. if (!peer_pn_policy)
  151. rx_bufs_used = dp_rx_msdus_drop(soc, ring_desc,
  152. mpdu_desc_info,
  153. head, tail, quota);
  154. return rx_bufs_used;
  155. }
  156. /**
  157. * dp_rx_2k_jump_handle() - Handles Sequence Number Jump by 2K
  158. *
  159. * @soc: core txrx main context
  160. * @ring_desc: opaque pointer to the REO error ring descriptor
  161. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  162. * @head: head of the local descriptor free-list
  163. * @tail: tail of the local descriptor free-list
  164. * @quota: No. of units (packets) that can be serviced in one shot.
  165. *
  166. * This function implements the error handling when sequence number
  167. * of the MPDU jumps suddenly by 2K.Today there are 2 cases that
  168. * need to be handled:
  169. * A) CSN (Current Sequence Number) = Last Valid SN (LSN) + 2K
  170. * B) CSN = LSN + 2K, but falls within a "BA sized window" of the SSN
  171. * For case A) the protocol stack is invoked to generate DELBA/DEAUTH frame
  172. * For case B), the frame is normally dropped, no more action is taken
  173. *
  174. * Return: uint32_t: No. of elements processed
  175. */
  176. static uint32_t
  177. dp_rx_2k_jump_handle(struct dp_soc *soc, void *ring_desc,
  178. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  179. union dp_rx_desc_list_elem_t **head,
  180. union dp_rx_desc_list_elem_t **tail,
  181. uint32_t quota)
  182. {
  183. return dp_rx_msdus_drop(soc, ring_desc, mpdu_desc_info,
  184. head, tail, quota);
  185. }
  186. static bool
  187. dp_rx_chain_msdus(struct dp_soc *soc, qdf_nbuf_t nbuf,
  188. struct dp_rx_desc *rx_desc, uint8_t mac_id)
  189. {
  190. bool mpdu_done = false;
  191. /* TODO: Currently only single radio is supported, hence
  192. * pdev hard coded to '0' index
  193. */
  194. struct dp_pdev *dp_pdev = soc->pdev_list[mac_id];
  195. if (hal_rx_msdu_end_first_msdu_get(rx_desc->rx_buf_start)) {
  196. qdf_nbuf_set_chfrag_start(rx_desc->nbuf, 1);
  197. dp_pdev->invalid_peer_head_msdu = NULL;
  198. dp_pdev->invalid_peer_tail_msdu = NULL;
  199. hal_rx_mon_hw_desc_get_mpdu_status(rx_desc->rx_buf_start,
  200. &(dp_pdev->ppdu_info.rx_status));
  201. }
  202. if (hal_rx_msdu_end_last_msdu_get(rx_desc->rx_buf_start)) {
  203. qdf_nbuf_set_chfrag_end(rx_desc->nbuf, 1);
  204. mpdu_done = true;
  205. }
  206. DP_RX_LIST_APPEND(dp_pdev->invalid_peer_head_msdu,
  207. dp_pdev->invalid_peer_tail_msdu,
  208. nbuf);
  209. return mpdu_done;
  210. }
  211. /**
  212. * dp_rx_null_q_desc_handle() - Function to handle NULL Queue
  213. * descriptor violation on either a
  214. * REO or WBM ring
  215. *
  216. * @soc: core DP main context
  217. * @rx_desc : pointer to the sw rx descriptor
  218. * @head: pointer to head of rx descriptors to be added to free list
  219. * @tail: pointer to tail of rx descriptors to be added to free list
  220. * quota: upper limit of descriptors that can be reaped
  221. *
  222. * This function handles NULL queue descriptor violations arising out
  223. * a missing REO queue for a given peer or a given TID. This typically
  224. * may happen if a packet is received on a QOS enabled TID before the
  225. * ADDBA negotiation for that TID, when the TID queue is setup. Or
  226. * it may also happen for MC/BC frames if they are not routed to the
  227. * non-QOS TID queue, in the absence of any other default TID queue.
  228. * This error can show up both in a REO destination or WBM release ring.
  229. *
  230. * Return: uint32_t: No. of Rx buffers reaped
  231. */
  232. static uint32_t
  233. dp_rx_null_q_desc_handle(struct dp_soc *soc, struct dp_rx_desc *rx_desc,
  234. union dp_rx_desc_list_elem_t **head,
  235. union dp_rx_desc_list_elem_t **tail,
  236. uint32_t quota)
  237. {
  238. uint32_t rx_bufs_used = 0;
  239. uint32_t pkt_len, l2_hdr_offset;
  240. uint16_t msdu_len;
  241. qdf_nbuf_t nbuf;
  242. struct dp_vdev *vdev;
  243. uint16_t peer_id = 0xFFFF;
  244. struct dp_peer *peer = NULL;
  245. uint32_t sgi, rate_mcs, tid;
  246. struct dp_ast_entry *ase;
  247. uint16_t sa_idx;
  248. uint8_t *data;
  249. uint8_t pool_id;
  250. rx_bufs_used++;
  251. nbuf = rx_desc->nbuf;
  252. qdf_nbuf_unmap_single(soc->osdev, nbuf,
  253. QDF_DMA_BIDIRECTIONAL);
  254. rx_desc->rx_buf_start = qdf_nbuf_data(nbuf);
  255. pool_id = rx_desc->pool_id;
  256. l2_hdr_offset =
  257. hal_rx_msdu_end_l3_hdr_padding_get(rx_desc->rx_buf_start);
  258. msdu_len = hal_rx_msdu_start_msdu_len_get(rx_desc->rx_buf_start);
  259. pkt_len = msdu_len + l2_hdr_offset + RX_PKT_TLVS_LEN;
  260. /* Set length in nbuf */
  261. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  262. /*
  263. * Check if DMA completed -- msdu_done is the last bit
  264. * to be written
  265. */
  266. if (!hal_rx_attn_msdu_done_get(rx_desc->rx_buf_start)) {
  267. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  268. FL("MSDU DONE failure"));
  269. hal_rx_dump_pkt_tlvs(rx_desc->rx_buf_start,
  270. QDF_TRACE_LEVEL_INFO);
  271. qdf_assert(0);
  272. }
  273. peer_id = hal_rx_mpdu_start_sw_peer_id_get(rx_desc->rx_buf_start);
  274. peer = dp_peer_find_by_id(soc, peer_id);
  275. if (!peer) {
  276. bool mpdu_done = false;
  277. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  278. FL("peer is NULL"));
  279. mpdu_done = dp_rx_chain_msdus(soc, nbuf, rx_desc, pool_id);
  280. if (mpdu_done)
  281. dp_rx_process_invalid_peer(soc, nbuf);
  282. dp_rx_add_to_free_desc_list(head, tail, rx_desc);
  283. return rx_bufs_used;
  284. }
  285. vdev = peer->vdev;
  286. if (!vdev) {
  287. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  288. FL("INVALID vdev %pK OR osif_rx"), vdev);
  289. /* Drop & free packet */
  290. qdf_nbuf_free(nbuf);
  291. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  292. goto fail;
  293. }
  294. sgi = hal_rx_msdu_start_sgi_get(rx_desc->rx_buf_start);
  295. rate_mcs = hal_rx_msdu_start_rate_mcs_get(rx_desc->rx_buf_start);
  296. tid = hal_rx_mpdu_start_tid_get(rx_desc->rx_buf_start);
  297. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  298. "%s: %d, SGI: %d, rate_mcs: %d, tid: %d",
  299. __func__, __LINE__, sgi, rate_mcs, tid);
  300. /*
  301. * Advance the packet start pointer by total size of
  302. * pre-header TLV's
  303. */
  304. qdf_nbuf_pull_head(nbuf, (l2_hdr_offset + RX_PKT_TLVS_LEN));
  305. /*
  306. * Multicast Echo Check is required only if vdev is STA and
  307. * received pkt is a multicast/broadcast pkt. otherwise
  308. * skip the MEC check.
  309. */
  310. if (vdev->opmode != wlan_op_mode_sta)
  311. goto skip_mec_check;
  312. if (!hal_rx_msdu_end_da_is_mcbc_get(rx_desc->rx_buf_start))
  313. goto skip_mec_check;
  314. data = qdf_nbuf_data(nbuf);
  315. /*
  316. * if the received pkts src mac addr matches with vdev
  317. * mac address then drop the pkt as it is looped back
  318. */
  319. if (!(memcmp(&data[DP_MAC_ADDR_LEN],
  320. vdev->mac_addr.raw,
  321. DP_MAC_ADDR_LEN))) {
  322. qdf_nbuf_free(nbuf);
  323. goto fail;
  324. }
  325. /* if the received pkts src mac addr matches with the
  326. * wired PCs MAC addr which is behind the STA or with
  327. * wireless STAs MAC addr which are behind the Repeater,
  328. * then drop the pkt as it is looped back
  329. */
  330. qdf_spin_lock_bh(&soc->ast_lock);
  331. if (hal_rx_msdu_end_sa_is_valid_get(rx_desc->rx_buf_start)) {
  332. sa_idx = hal_rx_msdu_end_sa_idx_get(rx_desc->rx_buf_start);
  333. if ((sa_idx < 0) || (sa_idx > (WLAN_UMAC_PSOC_MAX_PEERS * 2))) {
  334. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  335. "invalid sa_idx: %d", sa_idx);
  336. qdf_assert_always(0);
  337. }
  338. ase = soc->ast_table[sa_idx];
  339. } else
  340. ase = dp_peer_ast_hash_find(soc, &data[DP_MAC_ADDR_LEN], 0);
  341. if (ase) {
  342. if ((ase->type == CDP_TXRX_AST_TYPE_MEC) ||
  343. (ase->peer != peer)) {
  344. qdf_spin_unlock_bh(&soc->ast_lock);
  345. QDF_TRACE(QDF_MODULE_ID_DP,
  346. QDF_TRACE_LEVEL_INFO,
  347. "received pkt with same src mac %pM",
  348. &data[DP_MAC_ADDR_LEN]);
  349. qdf_nbuf_free(nbuf);
  350. goto fail;
  351. }
  352. }
  353. qdf_spin_unlock_bh(&soc->ast_lock);
  354. skip_mec_check:
  355. /* WDS Source Port Learning */
  356. if (qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet))
  357. dp_rx_wds_srcport_learn(soc, rx_desc->rx_buf_start, peer, nbuf);
  358. if (hal_rx_mpdu_start_mpdu_qos_control_valid_get(
  359. rx_desc->rx_buf_start)) {
  360. /* TODO: Assuming that qos_control_valid also indicates
  361. * unicast. Should we check this?
  362. */
  363. if (peer &&
  364. peer->rx_tid[tid].hw_qdesc_vaddr_unaligned == NULL) {
  365. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  366. dp_rx_tid_setup_wifi3(peer, tid, 1, IEEE80211_SEQ_MAX);
  367. }
  368. }
  369. #ifdef QCA_WIFI_NAPIER_EMULATION /* Debug code, remove later */
  370. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  371. "%s: p_id %d msdu_len %d hdr_off %d",
  372. __func__, peer_id, msdu_len, l2_hdr_offset);
  373. print_hex_dump(KERN_ERR,
  374. "\t Pkt Data:", DUMP_PREFIX_NONE, 32, 4,
  375. qdf_nbuf_data(nbuf), 128, false);
  376. #endif /* NAPIER_EMULATION */
  377. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  378. qdf_nbuf_set_next(nbuf, NULL);
  379. dp_rx_deliver_raw(vdev, nbuf, peer);
  380. } else {
  381. if (qdf_unlikely(peer->bss_peer)) {
  382. QDF_TRACE(QDF_MODULE_ID_DP,
  383. QDF_TRACE_LEVEL_INFO,
  384. FL("received pkt with same src MAC"));
  385. /* Drop & free packet */
  386. qdf_nbuf_free(nbuf);
  387. goto fail;
  388. }
  389. if (vdev->osif_rx) {
  390. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  391. FL("vdev %pK osif_rx %pK"), vdev,
  392. vdev->osif_rx);
  393. qdf_nbuf_set_next(nbuf, NULL);
  394. vdev->osif_rx(vdev->osif_vdev, nbuf);
  395. DP_STATS_INC(vdev->pdev, rx.to_stack.num, 1);
  396. } else {
  397. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  398. FL("INVALID vdev %pK OR osif_rx"), vdev);
  399. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  400. }
  401. }
  402. fail:
  403. dp_rx_add_to_free_desc_list(head, tail, rx_desc);
  404. return rx_bufs_used;
  405. }
  406. /**
  407. * dp_rx_err_deliver() - Function to deliver error frames to OS
  408. *
  409. * @soc: core DP main context
  410. * @rx_desc : pointer to the sw rx descriptor
  411. * @head: pointer to head of rx descriptors to be added to free list
  412. * @tail: pointer to tail of rx descriptors to be added to free list
  413. * quota: upper limit of descriptors that can be reaped
  414. *
  415. * Return: uint32_t: No. of Rx buffers reaped
  416. */
  417. static uint32_t
  418. dp_rx_err_deliver(struct dp_soc *soc, struct dp_rx_desc *rx_desc,
  419. union dp_rx_desc_list_elem_t **head,
  420. union dp_rx_desc_list_elem_t **tail,
  421. uint32_t quota)
  422. {
  423. uint32_t rx_bufs_used = 0;
  424. uint32_t pkt_len, l2_hdr_offset;
  425. uint16_t msdu_len;
  426. qdf_nbuf_t nbuf;
  427. struct dp_vdev *vdev;
  428. uint16_t peer_id = 0xFFFF;
  429. struct dp_peer *peer = NULL;
  430. rx_bufs_used++;
  431. nbuf = rx_desc->nbuf;
  432. qdf_nbuf_unmap_single(soc->osdev, nbuf,
  433. QDF_DMA_BIDIRECTIONAL);
  434. rx_desc->rx_buf_start = qdf_nbuf_data(nbuf);
  435. /*
  436. * Check if DMA completed -- msdu_done is the last bit
  437. * to be written
  438. */
  439. if (!hal_rx_attn_msdu_done_get(rx_desc->rx_buf_start)) {
  440. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  441. FL("MSDU DONE failure"));
  442. hal_rx_dump_pkt_tlvs(rx_desc->rx_buf_start,
  443. QDF_TRACE_LEVEL_INFO);
  444. qdf_assert(0);
  445. }
  446. peer_id = hal_rx_mpdu_start_sw_peer_id_get(rx_desc->rx_buf_start);
  447. peer = dp_peer_find_by_id(soc, peer_id);
  448. if (!peer) {
  449. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  450. FL("peer is NULL"));
  451. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  452. qdf_nbuf_len(nbuf));
  453. /* Drop & free packet */
  454. qdf_nbuf_free(nbuf);
  455. goto fail;
  456. }
  457. vdev = peer->vdev;
  458. if (!vdev) {
  459. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  460. FL("INVALID vdev %pK OR osif_rx"), vdev);
  461. /* Drop & free packet */
  462. qdf_nbuf_free(nbuf);
  463. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  464. goto fail;
  465. }
  466. /* Drop & free packet if mesh mode not enabled */
  467. if (!vdev->mesh_vdev) {
  468. qdf_nbuf_free(nbuf);
  469. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  470. goto fail;
  471. }
  472. l2_hdr_offset =
  473. hal_rx_msdu_end_l3_hdr_padding_get(rx_desc->rx_buf_start);
  474. msdu_len =
  475. hal_rx_msdu_start_msdu_len_get(rx_desc->rx_buf_start);
  476. pkt_len = msdu_len + l2_hdr_offset + RX_PKT_TLVS_LEN;
  477. /* Set length in nbuf */
  478. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  479. qdf_nbuf_set_next(nbuf, NULL);
  480. /*
  481. * Advance the packet start pointer by total size of
  482. * pre-header TLV's
  483. */
  484. qdf_nbuf_pull_head(nbuf, (l2_hdr_offset + RX_PKT_TLVS_LEN));
  485. qdf_nbuf_set_chfrag_start(nbuf, 1);
  486. qdf_nbuf_set_chfrag_end(nbuf, 1);
  487. if (dp_rx_filter_mesh_packets(vdev, nbuf,
  488. rx_desc->rx_buf_start)
  489. == QDF_STATUS_SUCCESS) {
  490. QDF_TRACE(QDF_MODULE_ID_DP,
  491. QDF_TRACE_LEVEL_INFO_MED,
  492. FL("mesh pkt filtered"));
  493. DP_STATS_INC(vdev->pdev, dropped.mesh_filter,
  494. 1);
  495. qdf_nbuf_free(nbuf);
  496. goto fail;
  497. }
  498. dp_rx_fill_mesh_stats(vdev, nbuf, rx_desc->rx_buf_start, peer);
  499. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  500. dp_rx_deliver_raw(vdev, nbuf, peer);
  501. } else {
  502. DP_STATS_INC(vdev->pdev, rx.to_stack.num, 1);
  503. vdev->osif_rx(vdev->osif_vdev, nbuf);
  504. }
  505. fail:
  506. dp_rx_add_to_free_desc_list(head, tail, rx_desc);
  507. return rx_bufs_used;
  508. }
  509. /**
  510. * dp_rx_process_mic_error(): Function to pass mic error indication to umac
  511. * @soc: DP SOC handle
  512. * @rx_desc : pointer to the sw rx descriptor
  513. * @head: pointer to head of rx descriptors to be added to free list
  514. * @tail: pointer to tail of rx descriptors to be added to free list
  515. *
  516. * return: void
  517. */
  518. static void
  519. dp_rx_process_mic_error(struct dp_soc *soc, struct dp_rx_desc *rx_desc,
  520. union dp_rx_desc_list_elem_t **head,
  521. union dp_rx_desc_list_elem_t **tail)
  522. {
  523. struct dp_vdev *vdev = NULL;
  524. struct dp_pdev *pdev = NULL;
  525. struct ol_if_ops *tops = NULL;
  526. qdf_nbuf_t nbuf;
  527. struct ieee80211_frame *wh;
  528. uint8_t *rx_pkt_hdr;
  529. uint8_t *rx_tlv_hdr;
  530. uint8_t i;
  531. nbuf = rx_desc->nbuf;
  532. qdf_nbuf_unmap_single(soc->osdev, nbuf, QDF_DMA_BIDIRECTIONAL);
  533. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  534. if (!hal_rx_msdu_end_first_msdu_get(rx_tlv_hdr))
  535. goto fail;
  536. rx_pkt_hdr = hal_rx_pkt_hdr_get(qdf_nbuf_data(nbuf));
  537. wh = (struct ieee80211_frame *)rx_pkt_hdr;
  538. for (i = 0; i < MAX_PDEV_CNT; i++) {
  539. pdev = soc->pdev_list[i];
  540. if (!pdev) {
  541. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  542. "PDEV not found");
  543. continue;
  544. }
  545. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  546. if (qdf_mem_cmp(wh->i_addr1, vdev->mac_addr.raw,
  547. DP_MAC_ADDR_LEN) == 0) {
  548. goto out;
  549. }
  550. }
  551. }
  552. if (!vdev) {
  553. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  554. "VDEV not found");
  555. goto fail;
  556. }
  557. out:
  558. tops = pdev->soc->cdp_soc.ol_ops;
  559. if (tops->rx_mic_error)
  560. tops->rx_mic_error(pdev->osif_pdev, vdev->vdev_id, wh);
  561. fail:
  562. qdf_nbuf_free(rx_desc->nbuf);
  563. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  564. &tail[rx_desc->pool_id], rx_desc);
  565. return;
  566. }
  567. /**
  568. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  569. * (WBM), following error handling
  570. *
  571. * @soc: core DP main context
  572. * @ring_desc: opaque pointer to the REO error ring descriptor
  573. *
  574. * Return: QDF_STATUS
  575. */
  576. static QDF_STATUS
  577. dp_rx_link_desc_return(struct dp_soc *soc, void *ring_desc, uint8_t bm_action)
  578. {
  579. void *buf_addr_info = HAL_RX_REO_BUF_ADDR_INFO_GET(ring_desc);
  580. struct dp_srng *wbm_desc_rel_ring = &soc->wbm_desc_rel_ring;
  581. void *wbm_rel_srng = wbm_desc_rel_ring->hal_srng;
  582. void *hal_soc = soc->hal_soc;
  583. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  584. void *src_srng_desc;
  585. if (!wbm_rel_srng) {
  586. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  587. "WBM RELEASE RING not initialized");
  588. return status;
  589. }
  590. if (qdf_unlikely(hal_srng_access_start(hal_soc, wbm_rel_srng))) {
  591. /* TODO */
  592. /*
  593. * Need API to convert from hal_ring pointer to
  594. * Ring Type / Ring Id combo
  595. */
  596. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  597. FL("HAL RING Access For WBM Release SRNG Failed - %pK"),
  598. wbm_rel_srng);
  599. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  600. goto done;
  601. }
  602. src_srng_desc = hal_srng_src_get_next(hal_soc, wbm_rel_srng);
  603. if (qdf_likely(src_srng_desc)) {
  604. /* Return link descriptor through WBM ring (SW2WBM)*/
  605. hal_rx_msdu_link_desc_set(hal_soc,
  606. src_srng_desc, buf_addr_info, bm_action);
  607. status = QDF_STATUS_SUCCESS;
  608. } else {
  609. struct hal_srng *srng = (struct hal_srng *)wbm_rel_srng;
  610. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  611. FL("WBM Release Ring (Id %d) Full"), srng->ring_id);
  612. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  613. "HP 0x%x Reap HP 0x%x TP 0x%x Cached TP 0x%x",
  614. *srng->u.src_ring.hp_addr, srng->u.src_ring.reap_hp,
  615. *srng->u.src_ring.tp_addr, srng->u.src_ring.cached_tp);
  616. }
  617. done:
  618. hal_srng_access_end(hal_soc, wbm_rel_srng);
  619. return status;
  620. }
  621. /**
  622. * dp_rx_err_process() - Processes error frames routed to REO error ring
  623. *
  624. * @soc: core txrx main context
  625. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  626. * @quota: No. of units (packets) that can be serviced in one shot.
  627. *
  628. * This function implements error processing and top level demultiplexer
  629. * for all the frames routed to REO error ring.
  630. *
  631. * Return: uint32_t: No. of elements processed
  632. */
  633. uint32_t
  634. dp_rx_err_process(struct dp_soc *soc, void *hal_ring, uint32_t quota)
  635. {
  636. void *hal_soc;
  637. void *ring_desc;
  638. union dp_rx_desc_list_elem_t *head = NULL;
  639. union dp_rx_desc_list_elem_t *tail = NULL;
  640. uint32_t rx_bufs_used = 0;
  641. uint8_t buf_type;
  642. uint8_t error, rbm;
  643. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  644. struct hal_buf_info hbi;
  645. struct dp_pdev *dp_pdev;
  646. struct dp_srng *dp_rxdma_srng;
  647. struct rx_desc_pool *rx_desc_pool;
  648. /* Debug -- Remove later */
  649. qdf_assert(soc && hal_ring);
  650. hal_soc = soc->hal_soc;
  651. /* Debug -- Remove later */
  652. qdf_assert(hal_soc);
  653. if (qdf_unlikely(hal_srng_access_start(hal_soc, hal_ring))) {
  654. /* TODO */
  655. /*
  656. * Need API to convert from hal_ring pointer to
  657. * Ring Type / Ring Id combo
  658. */
  659. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  660. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  661. FL("HAL RING Access Failed -- %pK"), hal_ring);
  662. goto done;
  663. }
  664. while (qdf_likely((ring_desc =
  665. hal_srng_dst_get_next(hal_soc, hal_ring))
  666. && quota--)) {
  667. DP_STATS_INC(soc, rx.err_ring_pkts, 1);
  668. error = HAL_RX_ERROR_STATUS_GET(ring_desc);
  669. qdf_assert(error == HAL_REO_ERROR_DETECTED);
  670. /*
  671. * Check if the buffer is to be processed on this processor
  672. */
  673. rbm = hal_rx_ret_buf_manager_get(ring_desc);
  674. if (qdf_unlikely(rbm != HAL_RX_BUF_RBM_SW3_BM)) {
  675. /* TODO */
  676. /* Call appropriate handler */
  677. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  678. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  679. FL("Invalid RBM %d"), rbm);
  680. continue;
  681. }
  682. buf_type = HAL_RX_REO_BUF_TYPE_GET(ring_desc);
  683. /*
  684. * For REO error ring, expect only MSDU LINK DESC
  685. */
  686. qdf_assert(buf_type == HAL_RX_REO_MSDU_LINK_DESC_TYPE);
  687. hal_rx_reo_buf_paddr_get(ring_desc, &hbi);
  688. /* Get the MPDU DESC info */
  689. hal_rx_mpdu_desc_info_get(ring_desc, &mpdu_desc_info);
  690. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_FRAGMENT) {
  691. /* TODO */
  692. rx_bufs_used += dp_rx_frag_handle(soc,
  693. ring_desc, &mpdu_desc_info,
  694. &head, &tail, quota);
  695. DP_STATS_INC(soc, rx.rx_frags, 1);
  696. continue;
  697. }
  698. if (hal_rx_reo_is_pn_error(ring_desc)) {
  699. /* TOD0 */
  700. DP_STATS_INC(soc,
  701. rx.err.
  702. reo_error[HAL_REO_ERR_PN_CHECK_FAILED],
  703. 1);
  704. rx_bufs_used += dp_rx_pn_error_handle(soc,
  705. ring_desc, &mpdu_desc_info,
  706. &head, &tail, quota);
  707. continue;
  708. }
  709. if (hal_rx_reo_is_2k_jump(ring_desc)) {
  710. /* TOD0 */
  711. DP_STATS_INC(soc,
  712. rx.err.
  713. reo_error[HAL_REO_ERR_REGULAR_FRAME_2K_JUMP],
  714. 1);
  715. rx_bufs_used += dp_rx_2k_jump_handle(soc,
  716. ring_desc, &mpdu_desc_info,
  717. &head, &tail, quota);
  718. continue;
  719. }
  720. /* Return link descriptor through WBM ring (SW2WBM)*/
  721. dp_rx_link_desc_return(soc, ring_desc,
  722. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  723. }
  724. done:
  725. hal_srng_access_end(hal_soc, hal_ring);
  726. /* Assume MAC id = 0, owner = 0 */
  727. if (rx_bufs_used) {
  728. dp_pdev = soc->pdev_list[0];
  729. dp_rxdma_srng = &dp_pdev->rx_refill_buf_ring;
  730. rx_desc_pool = &soc->rx_desc_buf[0];
  731. dp_rx_buffers_replenish(soc, 0, dp_rxdma_srng, rx_desc_pool,
  732. rx_bufs_used, &head, &tail, HAL_RX_BUF_RBM_SW3_BM);
  733. }
  734. return rx_bufs_used; /* Assume no scale factor for now */
  735. }
  736. /**
  737. * dp_rx_wbm_err_process() - Processes error frames routed to WBM release ring
  738. *
  739. * @soc: core txrx main context
  740. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  741. * @quota: No. of units (packets) that can be serviced in one shot.
  742. *
  743. * This function implements error processing and top level demultiplexer
  744. * for all the frames routed to WBM2HOST sw release ring.
  745. *
  746. * Return: uint32_t: No. of elements processed
  747. */
  748. uint32_t
  749. dp_rx_wbm_err_process(struct dp_soc *soc, void *hal_ring, uint32_t quota)
  750. {
  751. void *hal_soc;
  752. void *ring_desc;
  753. struct dp_rx_desc *rx_desc;
  754. union dp_rx_desc_list_elem_t *head[MAX_PDEV_CNT] = { NULL };
  755. union dp_rx_desc_list_elem_t *tail[MAX_PDEV_CNT] = { NULL };
  756. uint32_t rx_bufs_used[MAX_PDEV_CNT] = { 0 };
  757. uint32_t rx_bufs_reaped = 0;
  758. uint8_t buf_type, rbm;
  759. uint8_t wbm_err_src;
  760. uint32_t rx_buf_cookie;
  761. uint8_t mac_id;
  762. struct dp_pdev *dp_pdev;
  763. struct dp_srng *dp_rxdma_srng;
  764. struct rx_desc_pool *rx_desc_pool;
  765. uint8_t pool_id;
  766. /* Debug -- Remove later */
  767. qdf_assert(soc && hal_ring);
  768. hal_soc = soc->hal_soc;
  769. /* Debug -- Remove later */
  770. qdf_assert(hal_soc);
  771. if (qdf_unlikely(hal_srng_access_start(hal_soc, hal_ring))) {
  772. /* TODO */
  773. /*
  774. * Need API to convert from hal_ring pointer to
  775. * Ring Type / Ring Id combo
  776. */
  777. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  778. FL("HAL RING Access Failed -- %pK"), hal_ring);
  779. goto done;
  780. }
  781. while (qdf_likely((ring_desc =
  782. hal_srng_dst_get_next(hal_soc, hal_ring))
  783. && quota--)) {
  784. /* XXX */
  785. wbm_err_src = HAL_RX_WBM_ERR_SRC_GET(ring_desc);
  786. qdf_assert((wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) ||
  787. (wbm_err_src == HAL_RX_WBM_ERR_SRC_REO));
  788. /*
  789. * Check if the buffer is to be processed on this processor
  790. */
  791. rbm = hal_rx_ret_buf_manager_get(ring_desc);
  792. if (qdf_unlikely(rbm != HAL_RX_BUF_RBM_SW3_BM)) {
  793. /* TODO */
  794. /* Call appropriate handler */
  795. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  796. FL("Invalid RBM %d"), rbm);
  797. continue;
  798. }
  799. rx_buf_cookie = HAL_RX_WBM_BUF_COOKIE_GET(ring_desc);
  800. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, rx_buf_cookie);
  801. qdf_assert(rx_desc);
  802. if (!dp_rx_desc_check_magic(rx_desc)) {
  803. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  804. FL("Invalid rx_desc cookie=%d"),
  805. rx_buf_cookie);
  806. continue;
  807. }
  808. pool_id = rx_desc->pool_id;
  809. /* XXX */
  810. buf_type = HAL_RX_WBM_BUF_TYPE_GET(ring_desc);
  811. /*
  812. * For WBM ring, expect only MSDU buffers
  813. */
  814. qdf_assert_always(buf_type == HAL_RX_WBM_BUF_TYPE_REL_BUF);
  815. if (wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) {
  816. uint8_t push_reason =
  817. HAL_RX_WBM_REO_PUSH_REASON_GET(ring_desc);
  818. if (push_reason == HAL_RX_WBM_REO_PSH_RSN_ERROR) {
  819. uint8_t reo_error_code =
  820. HAL_RX_WBM_REO_ERROR_CODE_GET(ring_desc);
  821. DP_STATS_INC(soc, rx.err.reo_error[
  822. reo_error_code], 1);
  823. switch (reo_error_code) {
  824. /*
  825. * Handling for packets which have NULL REO
  826. * queue descriptor
  827. */
  828. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  829. QDF_TRACE(QDF_MODULE_ID_DP,
  830. QDF_TRACE_LEVEL_WARN,
  831. "Got pkt with REO ERROR: %d",
  832. reo_error_code);
  833. rx_bufs_used[pool_id] +=
  834. dp_rx_null_q_desc_handle(soc,
  835. rx_desc,
  836. &head[pool_id],
  837. &tail[pool_id], quota);
  838. continue;
  839. /* TODO */
  840. /* Add per error code accounting */
  841. default:
  842. QDF_TRACE(QDF_MODULE_ID_DP,
  843. QDF_TRACE_LEVEL_ERROR,
  844. "REO error %d detected",
  845. reo_error_code);
  846. }
  847. }
  848. } else if (wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) {
  849. uint8_t push_reason =
  850. HAL_RX_WBM_RXDMA_PUSH_REASON_GET(ring_desc);
  851. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  852. uint8_t rxdma_error_code =
  853. HAL_RX_WBM_RXDMA_ERROR_CODE_GET(ring_desc);
  854. DP_STATS_INC(soc, rx.err.rxdma_error[
  855. rxdma_error_code], 1);
  856. switch (rxdma_error_code) {
  857. case HAL_RXDMA_ERR_UNENCRYPTED:
  858. rx_bufs_used[pool_id] +=
  859. dp_rx_err_deliver(soc,
  860. rx_desc,
  861. &head[pool_id],
  862. &tail[pool_id],
  863. quota);
  864. continue;
  865. case HAL_RXDMA_ERR_TKIP_MIC:
  866. dp_rx_process_mic_error(soc,
  867. rx_desc,
  868. &head[pool_id],
  869. &tail[pool_id]);
  870. rx_bufs_used[pool_id]++;
  871. continue;
  872. case HAL_RXDMA_ERR_DECRYPT:
  873. QDF_TRACE(QDF_MODULE_ID_DP,
  874. QDF_TRACE_LEVEL_ERROR,
  875. "Packet received with Decrypt error");
  876. break;
  877. default:
  878. QDF_TRACE(QDF_MODULE_ID_DP,
  879. QDF_TRACE_LEVEL_ERROR,
  880. "RXDMA error %d",
  881. rxdma_error_code);
  882. }
  883. }
  884. } else {
  885. /* Should not come here */
  886. qdf_assert(0);
  887. }
  888. rx_bufs_used[rx_desc->pool_id]++;
  889. qdf_nbuf_unmap_single(soc->osdev, rx_desc->nbuf,
  890. QDF_DMA_BIDIRECTIONAL);
  891. rx_desc->rx_buf_start = qdf_nbuf_data(rx_desc->nbuf);
  892. hal_rx_dump_pkt_tlvs(rx_desc->rx_buf_start,
  893. QDF_TRACE_LEVEL_INFO);
  894. qdf_nbuf_free(rx_desc->nbuf);
  895. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  896. &tail[rx_desc->pool_id], rx_desc);
  897. }
  898. done:
  899. hal_srng_access_end(hal_soc, hal_ring);
  900. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  901. if (rx_bufs_used[mac_id]) {
  902. dp_pdev = soc->pdev_list[mac_id];
  903. dp_rxdma_srng = &dp_pdev->rx_refill_buf_ring;
  904. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  905. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  906. rx_desc_pool, rx_bufs_used[mac_id],
  907. &head[mac_id], &tail[mac_id],
  908. HAL_RX_BUF_RBM_SW3_BM);
  909. rx_bufs_reaped += rx_bufs_used[mac_id];
  910. }
  911. }
  912. return rx_bufs_reaped; /* Assume no scale factor for now */
  913. }
  914. /**
  915. * dp_rx_err_mpdu_pop() - extract the MSDU's from link descs
  916. *
  917. * @soc: core DP main context
  918. * @mac_id: mac id which is one of 3 mac_ids
  919. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  920. * @head: head of descs list to be freed
  921. * @tail: tail of decs list to be freed
  922. * Return: number of msdu in MPDU to be popped
  923. */
  924. static inline uint32_t
  925. dp_rx_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  926. void *rxdma_dst_ring_desc,
  927. union dp_rx_desc_list_elem_t **head,
  928. union dp_rx_desc_list_elem_t **tail)
  929. {
  930. void *rx_msdu_link_desc;
  931. qdf_nbuf_t msdu;
  932. qdf_nbuf_t last;
  933. struct hal_rx_msdu_list msdu_list;
  934. uint16_t num_msdus;
  935. struct hal_buf_info buf_info;
  936. void *p_buf_addr_info;
  937. void *p_last_buf_addr_info;
  938. uint32_t rx_bufs_used = 0;
  939. uint32_t msdu_cnt;
  940. uint32_t i;
  941. uint8_t push_reason;
  942. uint8_t rxdma_error_code = 0;
  943. uint8_t bm_action = HAL_BM_ACTION_PUT_IN_IDLE_LIST;
  944. struct dp_pdev *pdev = soc->pdev_list[mac_id];
  945. msdu = 0;
  946. last = NULL;
  947. hal_rx_reo_ent_buf_paddr_get(rxdma_dst_ring_desc, &buf_info,
  948. &p_last_buf_addr_info, &msdu_cnt);
  949. push_reason =
  950. hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc);
  951. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  952. rxdma_error_code =
  953. hal_rx_reo_ent_rxdma_error_code_get(rxdma_dst_ring_desc);
  954. }
  955. do {
  956. rx_msdu_link_desc =
  957. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  958. qdf_assert(rx_msdu_link_desc);
  959. num_msdus = (msdu_cnt > HAL_RX_NUM_MSDU_DESC)?
  960. HAL_RX_NUM_MSDU_DESC:msdu_cnt;
  961. hal_rx_msdu_list_get(rx_msdu_link_desc, &msdu_list, &num_msdus);
  962. msdu_cnt -= num_msdus;
  963. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  964. /* if the msdus belongs to NSS offloaded radio &&
  965. * the rbm is not SW3_BM then return the msdu_link
  966. * descriptor without freeing the msdus (nbufs). let
  967. * these buffers be given to NSS completion ring for
  968. * NSS to free them.
  969. * else iterate through the msdu link desc list and
  970. * free each msdu in the list.
  971. */
  972. if (msdu_list.rbm[0] != HAL_RX_BUF_RBM_SW3_BM &&
  973. wlan_cfg_get_dp_pdev_nss_enabled(
  974. pdev->wlan_cfg_ctx))
  975. bm_action = HAL_BM_ACTION_RELEASE_MSDU_LIST;
  976. else {
  977. for (i = 0; i < num_msdus; i++) {
  978. struct dp_rx_desc *rx_desc =
  979. dp_rx_cookie_2_va_rxdma_buf(soc,
  980. msdu_list.sw_cookie[i]);
  981. qdf_assert(rx_desc);
  982. msdu = rx_desc->nbuf;
  983. qdf_nbuf_unmap_single(soc->osdev, msdu,
  984. QDF_DMA_FROM_DEVICE);
  985. QDF_TRACE(QDF_MODULE_ID_DP,
  986. QDF_TRACE_LEVEL_DEBUG,
  987. "[%s][%d] msdu_nbuf=%pK \n",
  988. __func__, __LINE__, msdu);
  989. qdf_nbuf_free(msdu);
  990. rx_bufs_used++;
  991. dp_rx_add_to_free_desc_list(head,
  992. tail, rx_desc);
  993. }
  994. }
  995. } else {
  996. rxdma_error_code = HAL_RXDMA_ERR_WAR;
  997. }
  998. hal_rx_mon_next_link_desc_get(rx_msdu_link_desc, &buf_info,
  999. &p_buf_addr_info);
  1000. dp_rx_link_desc_return(soc, p_last_buf_addr_info, bm_action);
  1001. p_last_buf_addr_info = p_buf_addr_info;
  1002. } while (buf_info.paddr && msdu_cnt);
  1003. DP_STATS_INC(soc, rx.err.rxdma_error[rxdma_error_code], 1);
  1004. if (rxdma_error_code == HAL_RXDMA_ERR_DECRYPT) {
  1005. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1006. "Packet received with Decrypt error");
  1007. }
  1008. return rx_bufs_used;
  1009. }
  1010. /**
  1011. * dp_rxdma_err_process() - RxDMA error processing functionality
  1012. *
  1013. * @soc: core txrx main contex
  1014. * @mac_id: mac id which is one of 3 mac_ids
  1015. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1016. * @quota: No. of units (packets) that can be serviced in one shot.
  1017. * Return: num of buffers processed
  1018. */
  1019. uint32_t
  1020. dp_rxdma_err_process(struct dp_soc *soc, uint32_t mac_id, uint32_t quota)
  1021. {
  1022. struct dp_pdev *pdev = soc->pdev_list[mac_id];
  1023. uint8_t pdev_id;
  1024. void *hal_soc;
  1025. void *rxdma_dst_ring_desc;
  1026. void *err_dst_srng;
  1027. union dp_rx_desc_list_elem_t *head = NULL;
  1028. union dp_rx_desc_list_elem_t *tail = NULL;
  1029. struct dp_srng *dp_rxdma_srng;
  1030. struct rx_desc_pool *rx_desc_pool;
  1031. uint32_t work_done = 0;
  1032. uint32_t rx_bufs_used = 0;
  1033. #ifdef DP_INTR_POLL_BASED
  1034. if (!pdev)
  1035. return 0;
  1036. #endif
  1037. pdev_id = pdev->pdev_id;
  1038. err_dst_srng = pdev->rxdma_err_dst_ring.hal_srng;
  1039. if (!err_dst_srng) {
  1040. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1041. "%s %d : HAL Monitor Destination Ring Init \
  1042. Failed -- %pK\n",
  1043. __func__, __LINE__, err_dst_srng);
  1044. return 0;
  1045. }
  1046. hal_soc = soc->hal_soc;
  1047. qdf_assert(hal_soc);
  1048. if (qdf_unlikely(hal_srng_access_start(hal_soc, err_dst_srng))) {
  1049. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1050. "%s %d : HAL Monitor Destination Ring Init \
  1051. Failed -- %pK\n",
  1052. __func__, __LINE__, err_dst_srng);
  1053. return 0;
  1054. }
  1055. while (qdf_likely((rxdma_dst_ring_desc =
  1056. hal_srng_dst_get_next(hal_soc, err_dst_srng)) && quota--)) {
  1057. rx_bufs_used += dp_rx_err_mpdu_pop(soc, mac_id,
  1058. rxdma_dst_ring_desc,
  1059. &head, &tail);
  1060. }
  1061. hal_srng_access_end(hal_soc, err_dst_srng);
  1062. if (rx_bufs_used) {
  1063. dp_rxdma_srng = &pdev->rx_refill_buf_ring;
  1064. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  1065. dp_rx_buffers_replenish(soc, pdev_id, dp_rxdma_srng,
  1066. rx_desc_pool, rx_bufs_used, &head, &tail,
  1067. HAL_RX_BUF_RBM_SW3_BM);
  1068. work_done += rx_bufs_used;
  1069. }
  1070. return work_done;
  1071. }