dp_main.c 50 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853
  1. /*
  2. * Copyright (c) 2016 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <hal_api.h>
  21. #include <hif.h>
  22. #include <htt.h>
  23. #include <wdi_event.h>
  24. #include <queue.h>
  25. #include "dp_htt.h"
  26. #include "dp_types.h"
  27. #include "dp_internal.h"
  28. #include "dp_tx.h"
  29. #include "dp_rx.h"
  30. #include "../../wlan_cfg/wlan_cfg.h"
  31. #define DP_INTR_POLL_TIMER_MS 100
  32. /**
  33. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  34. */
  35. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  36. int ring_type, int ring_num, int pdev_id, uint32_t num_entries)
  37. {
  38. void *hal_soc = soc->hal_soc;
  39. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  40. /* TODO: See if we should get align size from hal */
  41. uint32_t ring_base_align = 8;
  42. struct hal_srng_params ring_params;
  43. srng->hal_srng = NULL;
  44. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  45. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  46. soc->osdev, soc->osdev->dev, srng->alloc_size,
  47. &(srng->base_paddr_unaligned));
  48. if (!srng->base_vaddr_unaligned) {
  49. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  50. "%s: alloc failed - ring_type: %d, ring_num %d\n",
  51. __func__, ring_type, ring_num);
  52. return QDF_STATUS_E_NOMEM;
  53. }
  54. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  55. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  56. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  57. ((unsigned long)(ring_params.ring_base_vaddr) -
  58. (unsigned long)srng->base_vaddr_unaligned);
  59. ring_params.num_entries = num_entries;
  60. /* TODO: Check MSI support and get MSI settings from HIF layer */
  61. ring_params.msi_data = 0;
  62. ring_params.msi_addr = 0;
  63. /* TODO: Setup interrupt timer and batch counter thresholds for
  64. * interrupt mitigation based on ring type
  65. */
  66. ring_params.intr_timer_thres_us = 8;
  67. ring_params.intr_batch_cntr_thres_entries = 1;
  68. /* TODO: Currently hal layer takes care of endianness related settings.
  69. * See if these settings need to passed from DP layer
  70. */
  71. ring_params.flags = 0;
  72. /* Enable low threshold interrupts for rx buffer rings (regular and
  73. * monitor buffer rings.
  74. * TODO: See if this is required for any other ring
  75. */
  76. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF)) {
  77. /* TODO: Setting low threshold to 1/8th of ring size
  78. * see if this needs to be configurable
  79. */
  80. ring_params.low_threshold = num_entries >> 3;
  81. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  82. }
  83. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  84. pdev_id, &ring_params);
  85. return 0;
  86. }
  87. /**
  88. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  89. * Any buffers allocated and attached to ring entries are expected to be freed
  90. * before calling this function.
  91. */
  92. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  93. int ring_type, int ring_num)
  94. {
  95. if (!srng->hal_srng) {
  96. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  97. "%s: Ring type: %d, num:%d not setup\n",
  98. __func__, ring_type, ring_num);
  99. return;
  100. }
  101. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  102. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  103. srng->alloc_size,
  104. srng->base_vaddr_unaligned,
  105. srng->base_paddr_unaligned, 0);
  106. }
  107. /* TODO: Need this interface from HIF */
  108. void *hif_get_hal_handle(void *hif_handle);
  109. /*
  110. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  111. * @dp_ctx: DP SOC handle
  112. * @budget: Number of frames/descriptors that can be processed in one shot
  113. *
  114. * Return: remaining budget/quota for the soc device
  115. */
  116. uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  117. {
  118. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  119. struct dp_soc *soc = int_ctx->soc;
  120. int ring = 0;
  121. uint32_t work_done = 0;
  122. uint32_t budget = dp_budget;
  123. uint8_t tx_mask = int_ctx->tx_ring_mask;
  124. uint8_t rx_mask = int_ctx->rx_ring_mask;
  125. /* Process Tx completion interrupts first to return back buffers */
  126. if (tx_mask) {
  127. for (ring = 0; ring < soc->num_tcl_data_rings; ring++) {
  128. if (tx_mask & (1 << ring)) {
  129. work_done =
  130. dp_tx_comp_handler(soc, ring, budget);
  131. budget -= work_done;
  132. if (work_done)
  133. DP_TRACE(INFO, "tx mask 0x%x ring %d, budget %d\n",
  134. tx_mask, ring, budget);
  135. if (budget <= 0)
  136. goto budget_done;
  137. }
  138. }
  139. }
  140. /* Process Rx interrupts */
  141. if (rx_mask) {
  142. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  143. if (rx_mask & (1 << ring)) {
  144. work_done =
  145. dp_rx_process(soc,
  146. soc->reo_dest_ring[ring].hal_srng,
  147. budget);
  148. budget -= work_done;
  149. if (work_done)
  150. DP_TRACE(INFO, "rx mask 0x%x ring %d, budget %d\n",
  151. tx_mask, ring, budget);
  152. if (budget <= 0)
  153. goto budget_done;
  154. }
  155. }
  156. }
  157. budget_done:
  158. return dp_budget - budget;
  159. }
  160. /* dp_interrupt_timer()- timer poll for interrupts
  161. *
  162. * @arg: SoC Handle
  163. *
  164. * Return:
  165. *
  166. */
  167. #ifdef DP_INTR_POLL_BASED
  168. void dp_interrupt_timer(void *arg)
  169. {
  170. struct dp_soc *soc = (struct dp_soc *) arg;
  171. int i;
  172. for (i = 0 ; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  173. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  174. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  175. }
  176. /*
  177. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  178. * @txrx_soc: DP SOC handle
  179. *
  180. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  181. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  182. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  183. *
  184. * Return: 0 for success. nonzero for failure.
  185. */
  186. QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  187. {
  188. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  189. int i;
  190. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  191. soc->intr_ctx[i].tx_ring_mask = 0xF;
  192. soc->intr_ctx[i].rx_ring_mask = 0xF;
  193. soc->intr_ctx[i].rx_mon_ring_mask = 0xF;
  194. soc->intr_ctx[i].soc = soc;
  195. }
  196. qdf_timer_init(soc->osdev, &soc->int_timer,
  197. dp_interrupt_timer, (void *)soc,
  198. QDF_TIMER_TYPE_WAKE_APPS);
  199. return QDF_STATUS_SUCCESS;
  200. }
  201. /*
  202. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  203. * @txrx_soc: DP SOC handle
  204. *
  205. * Return: void
  206. */
  207. void dp_soc_interrupt_detach(void *txrx_soc)
  208. {
  209. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  210. qdf_timer_stop(&soc->int_timer);
  211. qdf_timer_free(&soc->int_timer);
  212. }
  213. #else
  214. /*
  215. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  216. * @txrx_soc: DP SOC handle
  217. *
  218. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  219. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  220. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  221. *
  222. * Return: 0 for success. nonzero for failure.
  223. */
  224. QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  225. {
  226. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  227. int i = 0;
  228. int num_irq = 0;
  229. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  230. int j = 0;
  231. int ret = 0;
  232. /* Map of IRQ ids registered with one interrupt context */
  233. int irq_id_map[HIF_MAX_GRP_IRQ];
  234. int tx_mask =
  235. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  236. int rx_mask =
  237. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  238. int rx_mon_mask =
  239. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  240. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  241. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  242. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  243. soc->intr_ctx[i].soc = soc;
  244. num_irq = 0;
  245. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  246. if (tx_mask & (1 << j)) {
  247. irq_id_map[num_irq++] =
  248. (wbm2host_tx_completions_ring1 - j);
  249. }
  250. if (rx_mask & (1 << j)) {
  251. irq_id_map[num_irq++] =
  252. (reo2host_destination_ring1 - j);
  253. }
  254. if (rx_mon_mask & (1 << j)) {
  255. irq_id_map[num_irq++] =
  256. (rxdma2host_monitor_destination_mac1
  257. - j);
  258. }
  259. }
  260. ret = hif_register_ext_group_int_handler(soc->hif_handle,
  261. num_irq, irq_id_map,
  262. dp_service_srngs,
  263. &soc->intr_ctx[i]);
  264. if (ret) {
  265. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  266. "%s: failed, ret = %d", __func__, ret);
  267. return QDF_STATUS_E_FAILURE;
  268. }
  269. }
  270. return QDF_STATUS_SUCCESS;
  271. }
  272. /*
  273. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  274. * @txrx_soc: DP SOC handle
  275. *
  276. * Return: void
  277. */
  278. void dp_soc_interrupt_detach(void *txrx_soc)
  279. {
  280. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  281. int i;
  282. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  283. soc->intr_ctx[i].tx_ring_mask = 0;
  284. soc->intr_ctx[i].rx_ring_mask = 0;
  285. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  286. }
  287. }
  288. #endif
  289. #define AVG_MAX_MPDUS_PER_TID 128
  290. #define AVG_TIDS_PER_CLIENT 2
  291. #define AVG_FLOWS_PER_TID 2
  292. #define AVG_MSDUS_PER_FLOW 128
  293. #define AVG_MSDUS_PER_MPDU 4
  294. /*
  295. * Allocate and setup link descriptor pool that will be used by HW for
  296. * various link and queue descriptors and managed by WBM
  297. */
  298. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  299. {
  300. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  301. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  302. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  303. uint32_t num_mpdus_per_link_desc =
  304. hal_num_mpdus_per_link_desc(soc->hal_soc);
  305. uint32_t num_msdus_per_link_desc =
  306. hal_num_msdus_per_link_desc(soc->hal_soc);
  307. uint32_t num_mpdu_links_per_queue_desc =
  308. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  309. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  310. uint32_t total_link_descs, total_mem_size;
  311. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  312. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  313. uint32_t num_link_desc_banks;
  314. uint32_t last_bank_size = 0;
  315. uint32_t entry_size, num_entries;
  316. int i;
  317. /* Only Tx queue descriptors are allocated from common link descriptor
  318. * pool Rx queue descriptors are not included in this because (REO queue
  319. * extension descriptors) they are expected to be allocated contiguously
  320. * with REO queue descriptors
  321. */
  322. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  323. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  324. num_mpdu_queue_descs = num_mpdu_link_descs /
  325. num_mpdu_links_per_queue_desc;
  326. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  327. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  328. num_msdus_per_link_desc;
  329. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  330. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  331. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  332. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  333. /* Round up to power of 2 */
  334. total_link_descs = 1;
  335. while (total_link_descs < num_entries)
  336. total_link_descs <<= 1;
  337. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  338. "%s: total_link_descs: %u, link_desc_size: %d\n",
  339. __func__, total_link_descs, link_desc_size);
  340. total_mem_size = total_link_descs * link_desc_size;
  341. total_mem_size += link_desc_align;
  342. if (total_mem_size <= max_alloc_size) {
  343. num_link_desc_banks = 0;
  344. last_bank_size = total_mem_size;
  345. } else {
  346. num_link_desc_banks = (total_mem_size) /
  347. (max_alloc_size - link_desc_align);
  348. last_bank_size = total_mem_size %
  349. (max_alloc_size - link_desc_align);
  350. }
  351. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  352. "%s: total_mem_size: %d, num_link_desc_banks: %u\n",
  353. __func__, total_mem_size, num_link_desc_banks);
  354. for (i = 0; i < num_link_desc_banks; i++) {
  355. soc->link_desc_banks[i].base_vaddr_unaligned =
  356. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  357. max_alloc_size,
  358. &(soc->link_desc_banks[i].base_paddr_unaligned));
  359. soc->link_desc_banks[i].size = max_alloc_size;
  360. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  361. soc->link_desc_banks[i].base_vaddr_unaligned) +
  362. ((unsigned long)(
  363. soc->link_desc_banks[i].base_vaddr_unaligned) %
  364. link_desc_align));
  365. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  366. soc->link_desc_banks[i].base_paddr_unaligned) +
  367. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  368. (unsigned long)(
  369. soc->link_desc_banks[i].base_vaddr_unaligned));
  370. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  371. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  372. "%s: Link descriptor memory alloc failed\n",
  373. __func__);
  374. goto fail;
  375. }
  376. }
  377. if (last_bank_size) {
  378. /* Allocate last bank in case total memory required is not exact
  379. * multiple of max_alloc_size
  380. */
  381. soc->link_desc_banks[i].base_vaddr_unaligned =
  382. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  383. last_bank_size,
  384. &(soc->link_desc_banks[i].base_paddr_unaligned));
  385. soc->link_desc_banks[i].size = last_bank_size;
  386. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  387. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  388. ((unsigned long)(
  389. soc->link_desc_banks[i].base_vaddr_unaligned) %
  390. link_desc_align));
  391. soc->link_desc_banks[i].base_paddr =
  392. (unsigned long)(
  393. soc->link_desc_banks[i].base_paddr_unaligned) +
  394. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  395. (unsigned long)(
  396. soc->link_desc_banks[i].base_vaddr_unaligned));
  397. }
  398. /* Allocate and setup link descriptor idle list for HW internal use */
  399. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  400. total_mem_size = entry_size * total_link_descs;
  401. if (total_mem_size <= max_alloc_size) {
  402. void *desc;
  403. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  404. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  405. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  406. "%s: Link desc idle ring setup failed\n",
  407. __func__);
  408. goto fail;
  409. }
  410. hal_srng_access_start_unlocked(soc->hal_soc,
  411. soc->wbm_idle_link_ring.hal_srng);
  412. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  413. soc->link_desc_banks[i].base_paddr; i++) {
  414. uint32_t num_entries = (soc->link_desc_banks[i].size -
  415. (unsigned long)(
  416. soc->link_desc_banks[i].base_vaddr) -
  417. (unsigned long)(
  418. soc->link_desc_banks[i].base_vaddr_unaligned))
  419. / link_desc_size;
  420. unsigned long paddr = (unsigned long)(
  421. soc->link_desc_banks[i].base_paddr);
  422. while (num_entries && (desc = hal_srng_src_get_next(
  423. soc->hal_soc,
  424. soc->wbm_idle_link_ring.hal_srng))) {
  425. hal_set_link_desc_addr(desc, i, paddr);
  426. num_entries--;
  427. paddr += link_desc_size;
  428. }
  429. }
  430. hal_srng_access_end_unlocked(soc->hal_soc,
  431. soc->wbm_idle_link_ring.hal_srng);
  432. } else {
  433. uint32_t num_scatter_bufs;
  434. uint32_t num_entries_per_buf;
  435. uint32_t rem_entries;
  436. uint8_t *scatter_buf_ptr;
  437. uint16_t scatter_buf_num;
  438. soc->wbm_idle_scatter_buf_size =
  439. hal_idle_list_scatter_buf_size(soc->hal_soc);
  440. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  441. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  442. num_scatter_bufs = (total_mem_size /
  443. soc->wbm_idle_scatter_buf_size) + (total_mem_size %
  444. soc->wbm_idle_scatter_buf_size) ? 1 : 0;
  445. for (i = 0; i < num_scatter_bufs; i++) {
  446. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  447. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  448. soc->wbm_idle_scatter_buf_size,
  449. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  450. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  451. QDF_TRACE(QDF_MODULE_ID_TXRX,
  452. QDF_TRACE_LEVEL_ERROR,
  453. "%s:Scatter list memory alloc failed\n",
  454. __func__);
  455. goto fail;
  456. }
  457. }
  458. /* Populate idle list scatter buffers with link descriptor
  459. * pointers
  460. */
  461. scatter_buf_num = 0;
  462. scatter_buf_ptr = (uint8_t *)(
  463. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  464. rem_entries = num_entries_per_buf;
  465. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  466. soc->link_desc_banks[i].base_paddr; i++) {
  467. uint32_t num_link_descs =
  468. (soc->link_desc_banks[i].size -
  469. (unsigned long)(
  470. soc->link_desc_banks[i].base_vaddr) -
  471. (unsigned long)(
  472. soc->link_desc_banks[i].base_vaddr_unaligned)) /
  473. link_desc_size;
  474. unsigned long paddr = (unsigned long)(
  475. soc->link_desc_banks[i].base_paddr);
  476. void *desc = NULL;
  477. while (num_link_descs && (desc =
  478. hal_srng_src_get_next(soc->hal_soc,
  479. soc->wbm_idle_link_ring.hal_srng))) {
  480. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  481. i, paddr);
  482. num_link_descs--;
  483. paddr += link_desc_size;
  484. if (rem_entries) {
  485. rem_entries--;
  486. scatter_buf_ptr += link_desc_size;
  487. } else {
  488. rem_entries = num_entries_per_buf;
  489. scatter_buf_num++;
  490. scatter_buf_ptr = (uint8_t *)(
  491. soc->wbm_idle_scatter_buf_base_vaddr[
  492. scatter_buf_num]);
  493. }
  494. }
  495. }
  496. /* Setup link descriptor idle list in HW */
  497. hal_setup_link_idle_list(soc->hal_soc,
  498. soc->wbm_idle_scatter_buf_base_paddr,
  499. soc->wbm_idle_scatter_buf_base_vaddr,
  500. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  501. (uint32_t)(scatter_buf_ptr -
  502. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  503. scatter_buf_num])));
  504. }
  505. return 0;
  506. fail:
  507. if (soc->wbm_idle_link_ring.hal_srng) {
  508. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  509. WBM_IDLE_LINK, 0);
  510. }
  511. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  512. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  513. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  514. soc->wbm_idle_scatter_buf_size,
  515. soc->wbm_idle_scatter_buf_base_vaddr[i],
  516. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  517. }
  518. }
  519. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  520. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  521. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  522. soc->link_desc_banks[i].size,
  523. soc->link_desc_banks[i].base_vaddr_unaligned,
  524. soc->link_desc_banks[i].base_paddr_unaligned,
  525. 0);
  526. }
  527. }
  528. return QDF_STATUS_E_FAILURE;
  529. }
  530. /*
  531. * Free link descriptor pool that was setup HW
  532. */
  533. void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  534. {
  535. int i;
  536. if (soc->wbm_idle_link_ring.hal_srng) {
  537. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  538. WBM_IDLE_LINK, 0);
  539. }
  540. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  541. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  542. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  543. soc->wbm_idle_scatter_buf_size,
  544. soc->wbm_idle_scatter_buf_base_vaddr[i],
  545. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  546. }
  547. }
  548. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  549. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  550. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  551. soc->link_desc_banks[i].size,
  552. soc->link_desc_banks[i].base_vaddr_unaligned,
  553. soc->link_desc_banks[i].base_paddr_unaligned,
  554. 0);
  555. }
  556. }
  557. }
  558. /* TODO: Following should be configurable */
  559. #define WBM_RELEASE_RING_SIZE 64
  560. #define TCL_DATA_RING_SIZE 512
  561. #define TCL_CMD_RING_SIZE 32
  562. #define TCL_STATUS_RING_SIZE 32
  563. #define REO_DST_RING_SIZE 2048
  564. #define REO_REINJECT_RING_SIZE 32
  565. #define RX_RELEASE_RING_SIZE 256
  566. #define REO_EXCEPTION_RING_SIZE 128
  567. #define REO_CMD_RING_SIZE 32
  568. #define REO_STATUS_RING_SIZE 32
  569. #define RXDMA_BUF_RING_SIZE 8192
  570. #define RXDMA_MONITOR_BUF_RING_SIZE 8192
  571. #define RXDMA_MONITOR_DST_RING_SIZE 2048
  572. #define RXDMA_MONITOR_STATUS_RING_SIZE 2048
  573. /*
  574. * dp_soc_cmn_setup() - Common SoC level initializion
  575. * @soc: Datapath SOC handle
  576. *
  577. * This is an internal function used to setup common SOC data structures,
  578. * to be called from PDEV attach after receiving HW mode capabilities from FW
  579. */
  580. static int dp_soc_cmn_setup(struct dp_soc *soc)
  581. {
  582. int i;
  583. if (soc->cmn_init_done)
  584. return 0;
  585. if (dp_peer_find_attach(soc))
  586. goto fail0;
  587. if (dp_hw_link_desc_pool_setup(soc))
  588. goto fail1;
  589. /* Setup SRNG rings */
  590. /* Common rings */
  591. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  592. WBM_RELEASE_RING_SIZE)) {
  593. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  594. "%s: dp_srng_setup failed for wbm_desc_rel_ring\n",
  595. __func__);
  596. goto fail1;
  597. }
  598. soc->num_tcl_data_rings = 0;
  599. /* Tx data rings */
  600. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  601. soc->num_tcl_data_rings =
  602. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  603. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  604. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  605. TCL_DATA, i, 0, TCL_DATA_RING_SIZE)) {
  606. QDF_TRACE(QDF_MODULE_ID_TXRX,
  607. QDF_TRACE_LEVEL_ERROR,
  608. "%s: dp_srng_setup failed for tcl_data_ring[%d]\n",
  609. __func__, i);
  610. goto fail1;
  611. }
  612. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  613. WBM2SW_RELEASE, i, 0, TCL_DATA_RING_SIZE)) {
  614. QDF_TRACE(QDF_MODULE_ID_TXRX,
  615. QDF_TRACE_LEVEL_ERROR,
  616. "%s: dp_srng_setup failed for tx_comp_ring[%d]\n",
  617. __func__, i);
  618. goto fail1;
  619. }
  620. }
  621. } else {
  622. /* This will be incremented during per pdev ring setup */
  623. soc->num_tcl_data_rings = 0;
  624. }
  625. if (dp_tx_soc_attach(soc)) {
  626. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  627. "%s: dp_tx_soc_attach failed\n", __func__);
  628. goto fail1;
  629. }
  630. /* TCL command and status rings */
  631. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  632. TCL_CMD_RING_SIZE)) {
  633. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  634. "%s: dp_srng_setup failed for tcl_cmd_ring\n",
  635. __func__);
  636. goto fail1;
  637. }
  638. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  639. TCL_STATUS_RING_SIZE)) {
  640. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  641. "%s: dp_srng_setup failed for tcl_status_ring\n",
  642. __func__);
  643. goto fail1;
  644. }
  645. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  646. * descriptors
  647. */
  648. /* Rx data rings */
  649. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  650. soc->num_reo_dest_rings =
  651. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  652. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  653. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  654. i, 0, REO_DST_RING_SIZE)) {
  655. QDF_TRACE(QDF_MODULE_ID_TXRX,
  656. QDF_TRACE_LEVEL_ERROR,
  657. "%s: dp_srng_setup failed for reo_dest_ring[%d]\n",
  658. __func__, i);
  659. goto fail1;
  660. }
  661. }
  662. } else {
  663. /* This will be incremented during per pdev ring setup */
  664. soc->num_reo_dest_rings = 0;
  665. }
  666. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  667. /* REO reinjection ring */
  668. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  669. REO_REINJECT_RING_SIZE)) {
  670. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  671. "%s: dp_srng_setup failed for reo_reinject_ring\n",
  672. __func__);
  673. goto fail1;
  674. }
  675. /* Rx release ring */
  676. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  677. RX_RELEASE_RING_SIZE)) {
  678. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  679. "%s: dp_srng_setup failed for rx_rel_ring\n",
  680. __func__);
  681. goto fail1;
  682. }
  683. /* Rx exception ring */
  684. if (dp_srng_setup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0,
  685. MAX_REO_DEST_RINGS, REO_EXCEPTION_RING_SIZE)) {
  686. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  687. "%s: dp_srng_setup failed for reo_exception_ring\n",
  688. __func__);
  689. goto fail1;
  690. }
  691. /* REO command and status rings */
  692. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  693. REO_CMD_RING_SIZE)) {
  694. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  695. "%s: dp_srng_setup failed for reo_cmd_ring\n",
  696. __func__);
  697. goto fail1;
  698. }
  699. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  700. REO_STATUS_RING_SIZE)) {
  701. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  702. "%s: dp_srng_setup failed for reo_status_ring\n",
  703. __func__);
  704. goto fail1;
  705. }
  706. dp_soc_interrupt_attach(soc);
  707. /* Setup HW REO */
  708. hal_reo_setup(soc->hal_soc);
  709. soc->cmn_init_done = 1;
  710. return 0;
  711. fail1:
  712. /*
  713. * Cleanup will be done as part of soc_detach, which will
  714. * be called on pdev attach failure
  715. */
  716. fail0:
  717. return QDF_STATUS_E_FAILURE;
  718. }
  719. static void dp_pdev_detach_wifi3(void *txrx_pdev, int force);
  720. /*
  721. * dp_pdev_attach_wifi3() - attach txrx pdev
  722. * @osif_pdev: Opaque PDEV handle from OSIF/HDD
  723. * @txrx_soc: Datapath SOC handle
  724. * @htc_handle: HTC handle for host-target interface
  725. * @qdf_osdev: QDF OS device
  726. * @pdev_id: PDEV ID
  727. *
  728. * Return: DP PDEV handle on success, NULL on failure
  729. */
  730. void *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc, void *ctrl_pdev,
  731. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  732. {
  733. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  734. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  735. if (!pdev) {
  736. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  737. "%s: DP PDEV memory allocation failed\n", __func__);
  738. goto fail0;
  739. }
  740. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach();
  741. if (!pdev->wlan_cfg_ctx) {
  742. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  743. "%s: pdev cfg_attach failed\n", __func__);
  744. qdf_mem_free(pdev);
  745. goto fail0;
  746. }
  747. pdev->soc = soc;
  748. pdev->osif_pdev = ctrl_pdev;
  749. pdev->pdev_id = pdev_id;
  750. soc->pdev_list[pdev_id] = pdev;
  751. TAILQ_INIT(&pdev->vdev_list);
  752. pdev->vdev_count = 0;
  753. if (dp_soc_cmn_setup(soc)) {
  754. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  755. "%s: dp_soc_cmn_setup failed\n", __func__);
  756. goto fail1;
  757. }
  758. /* Setup per PDEV TCL rings if configured */
  759. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  760. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  761. pdev_id, pdev_id, TCL_DATA_RING_SIZE)) {
  762. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  763. "%s: dp_srng_setup failed for tcl_data_ring\n",
  764. __func__);
  765. goto fail1;
  766. }
  767. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  768. WBM2SW_RELEASE, pdev_id, pdev_id, TCL_DATA_RING_SIZE)) {
  769. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  770. "%s: dp_srng_setup failed for tx_comp_ring\n",
  771. __func__);
  772. goto fail1;
  773. }
  774. soc->num_tcl_data_rings++;
  775. }
  776. /* Tx specific init */
  777. if (dp_tx_pdev_attach(pdev)) {
  778. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  779. "%s: dp_tx_pdev_attach failed\n", __func__);
  780. goto fail1;
  781. }
  782. /* Setup per PDEV REO rings if configured */
  783. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  784. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  785. pdev_id, pdev_id, REO_DST_RING_SIZE)) {
  786. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  787. "%s: dp_srng_setup failed for reo_dest_ring\n",
  788. __func__);
  789. goto fail1;
  790. }
  791. soc->num_reo_dest_rings++;
  792. }
  793. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  794. RXDMA_BUF_RING_SIZE)) {
  795. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  796. "%s: dp_srng_setup failed rx refill ring\n", __func__);
  797. goto fail1;
  798. }
  799. #ifdef QCA_HOST2FW_RXBUF_RING
  800. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring, RXDMA_BUF, 1, pdev_id,
  801. RXDMA_BUF_RING_SIZE)) {
  802. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  803. "%s: dp_srng_setup failed rx mac ring\n", __func__);
  804. goto fail1;
  805. }
  806. #endif
  807. /* TODO: RXDMA destination ring is not planned to be used currently.
  808. * Setup the ring when required
  809. */
  810. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0,
  811. pdev_id, RXDMA_MONITOR_BUF_RING_SIZE)) {
  812. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  813. "%s: dp_srng_setup failed for rxdma_mon_buf_ring\n",
  814. __func__);
  815. goto fail1;
  816. }
  817. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0,
  818. pdev_id, RXDMA_MONITOR_DST_RING_SIZE)) {
  819. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  820. "%s: dp_srng_setup failed for rxdma_mon_dst_ring\n",
  821. __func__);
  822. goto fail1;
  823. }
  824. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring,
  825. RXDMA_MONITOR_STATUS, 0, pdev_id,
  826. RXDMA_MONITOR_STATUS_RING_SIZE)) {
  827. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  828. "%s: dp_srng_setup failed for rxdma_mon_status_ring\n",
  829. __func__);
  830. goto fail1;
  831. }
  832. /* Rx specific init */
  833. if (dp_rx_pdev_attach(pdev)) {
  834. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  835. "%s: dp_rx_pdev_attach failed \n", __func__);
  836. goto fail0;
  837. }
  838. #ifndef CONFIG_WIN
  839. /* MCL */
  840. dp_local_peer_id_pool_init(pdev);
  841. #endif
  842. return (void *)pdev;
  843. fail1:
  844. dp_pdev_detach_wifi3((void *)pdev, 0);
  845. fail0:
  846. return NULL;
  847. }
  848. /*
  849. * dp_pdev_detach_wifi3() - detach txrx pdev
  850. * @txrx_pdev: Datapath PDEV handle
  851. * @force: Force detach
  852. *
  853. */
  854. static void dp_pdev_detach_wifi3(void *txrx_pdev, int force)
  855. {
  856. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  857. struct dp_soc *soc = pdev->soc;
  858. dp_tx_pdev_detach(pdev);
  859. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  860. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  861. TCL_DATA, pdev->pdev_id);
  862. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  863. WBM2SW_RELEASE, pdev->pdev_id);
  864. }
  865. dp_rx_pdev_detach(pdev);
  866. /* Setup per PDEV REO rings if configured */
  867. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  868. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  869. REO_DST, pdev->pdev_id);
  870. }
  871. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  872. #ifdef QCA_HOST2FW_RXBUF_RING
  873. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring, RXDMA_BUF, 1);
  874. #endif
  875. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0);
  876. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0);
  877. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring,
  878. RXDMA_MONITOR_STATUS, 0);
  879. soc->pdev_list[pdev->pdev_id] = NULL;
  880. qdf_mem_free(pdev);
  881. }
  882. /*
  883. * dp_soc_detach_wifi3() - Detach txrx SOC
  884. * @txrx_soc: DP SOC handle
  885. *
  886. */
  887. void dp_soc_detach_wifi3(void *txrx_soc)
  888. {
  889. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  890. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  891. int i;
  892. soc->cmn_init_done = 0;
  893. dp_soc_interrupt_detach(soc);
  894. for (i = 0; i < MAX_PDEV_CNT; i++) {
  895. if (soc->pdev_list[i])
  896. dp_pdev_detach_wifi3((void *)pdev, 1);
  897. }
  898. dp_peer_find_detach(soc);
  899. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  900. * SW descriptors
  901. */
  902. /* Free the ring memories */
  903. /* Common rings */
  904. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  905. /* Tx data rings */
  906. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  907. dp_tx_soc_detach(soc);
  908. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  909. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  910. TCL_DATA, i);
  911. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  912. WBM2SW_RELEASE, i);
  913. }
  914. }
  915. /* TCL command and status rings */
  916. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  917. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  918. /* Rx data rings */
  919. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  920. soc->num_reo_dest_rings =
  921. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  922. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  923. /* TODO: Get number of rings and ring sizes
  924. * from wlan_cfg
  925. */
  926. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  927. REO_DST, i);
  928. }
  929. }
  930. /* REO reinjection ring */
  931. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  932. /* Rx release ring */
  933. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  934. /* Rx exception ring */
  935. /* TODO: Better to store ring_type and ring_num in
  936. * dp_srng during setup
  937. */
  938. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  939. /* REO command and status rings */
  940. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  941. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  942. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  943. htt_soc_detach(soc->htt_handle);
  944. }
  945. /*
  946. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  947. * @txrx_soc: Datapath SOC handle
  948. */
  949. int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  950. {
  951. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  952. int i;
  953. htt_soc_attach_target(soc->htt_handle);
  954. for (i = 0; i < MAX_PDEV_CNT; i++) {
  955. struct dp_pdev *pdev = soc->pdev_list[i];
  956. if (pdev) {
  957. htt_srng_setup(soc->htt_handle, i,
  958. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  959. #ifdef QCA_HOST2FW_RXBUF_RING
  960. htt_srng_setup(soc->htt_handle, i,
  961. pdev->rx_mac_buf_ring.hal_srng, RXDMA_BUF);
  962. #endif
  963. #ifdef notyet /* FW doesn't handle monitor rings yet */
  964. htt_srng_setup(soc->htt_handle, i,
  965. pdev->rxdma_mon_buf_ring.hal_srng,
  966. RXDMA_MONITOR_BUF);
  967. htt_srng_setup(soc->htt_handle, i,
  968. pdev->rxdma_mon_dst_ring.hal_srng,
  969. RXDMA_MONITOR_DST);
  970. htt_srng_setup(soc->htt_handle, i,
  971. pdev->rxdma_mon_status_ring.hal_srng,
  972. RXDMA_MONITOR_STATUS);
  973. #endif
  974. }
  975. }
  976. return 0;
  977. }
  978. /*
  979. * dp_vdev_attach_wifi3() - attach txrx vdev
  980. * @txrx_pdev: Datapath PDEV handle
  981. * @vdev_mac_addr: MAC address of the virtual interface
  982. * @vdev_id: VDEV Id
  983. * @wlan_op_mode: VDEV operating mode
  984. *
  985. * Return: DP VDEV handle on success, NULL on failure
  986. */
  987. void *dp_vdev_attach_wifi3(void *txrx_pdev,
  988. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  989. {
  990. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  991. struct dp_soc *soc = pdev->soc;
  992. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  993. if (!vdev) {
  994. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  995. "%s: DP VDEV memory allocation failed\n", __func__);
  996. goto fail0;
  997. }
  998. vdev->pdev = pdev;
  999. vdev->vdev_id = vdev_id;
  1000. vdev->opmode = op_mode;
  1001. vdev->osdev = soc->osdev;
  1002. vdev->osif_rx = NULL;
  1003. vdev->osif_rx_mon = NULL;
  1004. vdev->osif_vdev = NULL;
  1005. vdev->delete.pending = 0;
  1006. vdev->safemode = 0;
  1007. vdev->drop_unenc = 1;
  1008. #ifdef notyet
  1009. vdev->filters_num = 0;
  1010. #endif
  1011. qdf_mem_copy(
  1012. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  1013. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  1014. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  1015. /* TODO: Initialize default HTT meta data that will be used in
  1016. * TCL descriptors for packets transmitted from this VDEV
  1017. */
  1018. TAILQ_INIT(&vdev->peer_list);
  1019. /* add this vdev into the pdev's list */
  1020. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  1021. pdev->vdev_count++;
  1022. dp_tx_vdev_attach(vdev);
  1023. #ifdef DP_INTR_POLL_BASED
  1024. if (pdev->vdev_count == 1)
  1025. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1026. #endif
  1027. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1028. "Created vdev %p (%02x:%02x:%02x:%02x:%02x:%02x)\n", vdev,
  1029. vdev->mac_addr.raw[0], vdev->mac_addr.raw[1],
  1030. vdev->mac_addr.raw[2], vdev->mac_addr.raw[3],
  1031. vdev->mac_addr.raw[4], vdev->mac_addr.raw[5]);
  1032. return (void *)vdev;
  1033. fail0:
  1034. return NULL;
  1035. }
  1036. /**
  1037. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  1038. * @vdev: Datapath VDEV handle
  1039. * @osif_vdev: OSIF vdev handle
  1040. * @txrx_ops: Tx and Rx operations
  1041. *
  1042. * Return: DP VDEV handle on success, NULL on failure
  1043. */
  1044. void dp_vdev_register_wifi3(void *vdev_handle, void *osif_vdev,
  1045. struct ol_txrx_ops *txrx_ops)
  1046. {
  1047. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1048. vdev->osif_vdev = osif_vdev;
  1049. vdev->osif_rx = txrx_ops->rx.rx;
  1050. vdev->osif_rx_mon = txrx_ops->rx.mon;
  1051. #ifdef notyet
  1052. #if ATH_SUPPORT_WAPI
  1053. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  1054. #endif
  1055. #if UMAC_SUPPORT_PROXY_ARP
  1056. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  1057. #endif
  1058. #endif
  1059. /* TODO: Enable the following once Tx code is integrated */
  1060. txrx_ops->tx.tx = dp_tx_send;
  1061. DP_TRACE(ERROR, "DP Vdev Register success");
  1062. }
  1063. /*
  1064. * dp_vdev_detach_wifi3() - Detach txrx vdev
  1065. * @txrx_vdev: Datapath VDEV handle
  1066. * @callback: Callback OL_IF on completion of detach
  1067. * @cb_context: Callback context
  1068. *
  1069. */
  1070. void dp_vdev_detach_wifi3(void *vdev_handle,
  1071. ol_txrx_vdev_delete_cb callback, void *cb_context)
  1072. {
  1073. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1074. struct dp_pdev *pdev = vdev->pdev;
  1075. struct dp_soc *soc = pdev->soc;
  1076. /* preconditions */
  1077. qdf_assert(vdev);
  1078. /* remove the vdev from its parent pdev's list */
  1079. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  1080. /*
  1081. * Use peer_ref_mutex while accessing peer_list, in case
  1082. * a peer is in the process of being removed from the list.
  1083. */
  1084. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1085. /* check that the vdev has no peers allocated */
  1086. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  1087. /* debug print - will be removed later */
  1088. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  1089. "%s: not deleting vdev object %p (%02x:%02x:%02x:%02x:%02x:%02x)"
  1090. "until deletion finishes for all its peers\n",
  1091. __func__, vdev,
  1092. vdev->mac_addr.raw[0], vdev->mac_addr.raw[1],
  1093. vdev->mac_addr.raw[2], vdev->mac_addr.raw[3],
  1094. vdev->mac_addr.raw[4], vdev->mac_addr.raw[5]);
  1095. /* indicate that the vdev needs to be deleted */
  1096. vdev->delete.pending = 1;
  1097. vdev->delete.callback = callback;
  1098. vdev->delete.context = cb_context;
  1099. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1100. return;
  1101. }
  1102. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1103. dp_tx_vdev_detach(vdev);
  1104. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  1105. "%s: deleting vdev object %p (%02x:%02x:%02x:%02x:%02x:%02x)\n",
  1106. __func__, vdev,
  1107. vdev->mac_addr.raw[0], vdev->mac_addr.raw[1],
  1108. vdev->mac_addr.raw[2], vdev->mac_addr.raw[3],
  1109. vdev->mac_addr.raw[4], vdev->mac_addr.raw[5]);
  1110. qdf_mem_free(vdev);
  1111. if (callback)
  1112. callback(cb_context);
  1113. }
  1114. /*
  1115. * dp_peer_create_wifi3() - attach txrx peer
  1116. * @txrx_vdev: Datapath VDEV handle
  1117. * @peer_mac_addr: Peer MAC address
  1118. *
  1119. * Return: DP peeer handle on success, NULL on failure
  1120. */
  1121. void *dp_peer_create_wifi3(void *vdev_handle, uint8_t *peer_mac_addr)
  1122. {
  1123. struct dp_peer *peer;
  1124. int i;
  1125. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1126. struct dp_pdev *pdev;
  1127. struct dp_soc *soc;
  1128. /* preconditions */
  1129. qdf_assert(vdev);
  1130. qdf_assert(peer_mac_addr);
  1131. pdev = vdev->pdev;
  1132. soc = pdev->soc;
  1133. #ifdef notyet
  1134. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  1135. soc->mempool_ol_ath_peer);
  1136. #else
  1137. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  1138. #endif
  1139. if (!peer)
  1140. return NULL; /* failure */
  1141. qdf_mem_zero(peer, sizeof(struct dp_peer));
  1142. qdf_spinlock_create(&peer->peer_info_lock);
  1143. /* store provided params */
  1144. peer->vdev = vdev;
  1145. qdf_mem_copy(
  1146. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  1147. /* TODO: See of rx_opt_proc is really required */
  1148. peer->rx_opt_proc = soc->rx_opt_proc;
  1149. /* initialize the peer_id */
  1150. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  1151. peer->peer_ids[i] = HTT_INVALID_PEER;
  1152. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1153. qdf_atomic_init(&peer->ref_cnt);
  1154. /* keep one reference for attach */
  1155. qdf_atomic_inc(&peer->ref_cnt);
  1156. /* add this peer into the vdev's list */
  1157. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  1158. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1159. /* TODO: See if hash based search is required */
  1160. dp_peer_find_hash_add(soc, peer);
  1161. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  1162. "vdev %p created peer %p (%02x:%02x:%02x:%02x:%02x:%02x)\n",
  1163. vdev, peer,
  1164. peer->mac_addr.raw[0], peer->mac_addr.raw[1],
  1165. peer->mac_addr.raw[2], peer->mac_addr.raw[3],
  1166. peer->mac_addr.raw[4], peer->mac_addr.raw[5]);
  1167. /*
  1168. * For every peer MAp message search and set if bss_peer
  1169. */
  1170. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  1171. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  1172. "vdev bss_peer!!!!\n");
  1173. peer->bss_peer = 1;
  1174. vdev->vap_bss_peer = peer;
  1175. }
  1176. #ifndef CONFIG_WIN
  1177. dp_local_peer_id_alloc(pdev, peer);
  1178. #endif
  1179. return (void *)peer;
  1180. }
  1181. /*
  1182. * dp_peer_setup_wifi3() - initialize the peer
  1183. * @vdev_hdl: virtual device object
  1184. * @peer: Peer object
  1185. *
  1186. * Return: void
  1187. */
  1188. void dp_peer_setup_wifi3(void *vdev_hdl, void *peer_hdl)
  1189. {
  1190. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  1191. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  1192. struct dp_pdev *pdev;
  1193. struct dp_soc *soc;
  1194. /* preconditions */
  1195. qdf_assert(vdev);
  1196. qdf_assert(peer);
  1197. pdev = vdev->pdev;
  1198. soc = pdev->soc;
  1199. dp_peer_rx_init(pdev, peer);
  1200. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  1201. /* TODO: Check the destination ring number to be passed to FW */
  1202. soc->cdp_soc.ol_ops->peer_set_default_routing(soc->osif_soc,
  1203. peer->mac_addr.raw, peer->vdev->vdev_id, 0, 1);
  1204. }
  1205. return;
  1206. }
  1207. /*
  1208. * dp_peer_authorize() - authorize txrx peer
  1209. * @peer_handle: Datapath peer handle
  1210. * @authorize
  1211. *
  1212. */
  1213. void dp_peer_authorize(void *peer_handle, uint32_t authorize)
  1214. {
  1215. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1216. struct dp_soc *soc;
  1217. if (peer != NULL) {
  1218. soc = peer->vdev->pdev->soc;
  1219. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1220. peer->authorize = authorize ? 1 : 0;
  1221. #ifdef notyet /* ATH_BAND_STEERING */
  1222. peer->peer_bs_inact_flag = 0;
  1223. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  1224. #endif
  1225. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1226. }
  1227. }
  1228. /*
  1229. * dp_peer_unref_delete() - unref and delete peer
  1230. * @peer_handle: Datapath peer handle
  1231. *
  1232. */
  1233. void dp_peer_unref_delete(void *peer_handle)
  1234. {
  1235. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1236. struct dp_vdev *vdev = peer->vdev;
  1237. struct dp_soc *soc = vdev->pdev->soc;
  1238. struct dp_peer *tmppeer;
  1239. int found = 0;
  1240. uint16_t peer_id;
  1241. /*
  1242. * Hold the lock all the way from checking if the peer ref count
  1243. * is zero until the peer references are removed from the hash
  1244. * table and vdev list (if the peer ref count is zero).
  1245. * This protects against a new HL tx operation starting to use the
  1246. * peer object just after this function concludes it's done being used.
  1247. * Furthermore, the lock needs to be held while checking whether the
  1248. * vdev's list of peers is empty, to make sure that list is not modified
  1249. * concurrently with the empty check.
  1250. */
  1251. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1252. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  1253. peer_id = peer->peer_ids[0];
  1254. /*
  1255. * Make sure that the reference to the peer in
  1256. * peer object map is removed
  1257. */
  1258. if (peer_id != HTT_INVALID_PEER)
  1259. soc->peer_id_to_obj_map[peer_id] = NULL;
  1260. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  1261. "Deleting peer %p (%02x:%02x:%02x:%02x:%02x:%02x)\n",
  1262. peer, peer->mac_addr.raw[0], peer->mac_addr.raw[1],
  1263. peer->mac_addr.raw[2], peer->mac_addr.raw[3],
  1264. peer->mac_addr.raw[4], peer->mac_addr.raw[5]);
  1265. /* remove the reference to the peer from the hash table */
  1266. dp_peer_find_hash_remove(soc, peer);
  1267. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  1268. if (tmppeer == peer) {
  1269. found = 1;
  1270. break;
  1271. }
  1272. }
  1273. if (found) {
  1274. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  1275. peer_list_elem);
  1276. } else {
  1277. /*Ignoring the remove operation as peer not found*/
  1278. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  1279. "WARN peer %p not found in vdev (%p)->peer_list:%p\n",
  1280. peer, vdev, &peer->vdev->peer_list);
  1281. }
  1282. /* cleanup the Rx reorder queues for this peer */
  1283. dp_peer_rx_cleanup(vdev, peer);
  1284. /* check whether the parent vdev has no peers left */
  1285. if (TAILQ_EMPTY(&vdev->peer_list)) {
  1286. /*
  1287. * Now that there are no references to the peer, we can
  1288. * release the peer reference lock.
  1289. */
  1290. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1291. /*
  1292. * Check if the parent vdev was waiting for its peers
  1293. * to be deleted, in order for it to be deleted too.
  1294. */
  1295. if (vdev->delete.pending) {
  1296. ol_txrx_vdev_delete_cb vdev_delete_cb =
  1297. vdev->delete.callback;
  1298. void *vdev_delete_context =
  1299. vdev->delete.context;
  1300. QDF_TRACE(QDF_MODULE_ID_TXRX,
  1301. QDF_TRACE_LEVEL_INFO_HIGH,
  1302. "%s: deleting vdev object %p "
  1303. "(%02x:%02x:%02x:%02x:%02x:%02x)"
  1304. " - its last peer is done\n",
  1305. __func__, vdev,
  1306. vdev->mac_addr.raw[0],
  1307. vdev->mac_addr.raw[1],
  1308. vdev->mac_addr.raw[2],
  1309. vdev->mac_addr.raw[3],
  1310. vdev->mac_addr.raw[4],
  1311. vdev->mac_addr.raw[5]);
  1312. /* all peers are gone, go ahead and delete it */
  1313. qdf_mem_free(vdev);
  1314. if (vdev_delete_cb)
  1315. vdev_delete_cb(vdev_delete_context);
  1316. }
  1317. } else {
  1318. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1319. }
  1320. #ifdef notyet
  1321. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  1322. #else
  1323. qdf_mem_free(peer);
  1324. #endif
  1325. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  1326. soc->cdp_soc.ol_ops->peer_unref_delete(soc->osif_soc);
  1327. }
  1328. } else {
  1329. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1330. }
  1331. }
  1332. /*
  1333. * dp_peer_detach_wifi3() – Detach txrx peer
  1334. * @peer_handle: Datapath peer handle
  1335. *
  1336. */
  1337. void dp_peer_delete_wifi3(void *peer_handle)
  1338. {
  1339. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1340. /* redirect the peer's rx delivery function to point to a
  1341. * discard func
  1342. */
  1343. peer->rx_opt_proc = dp_rx_discard;
  1344. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  1345. "%s:peer %p (%02x:%02x:%02x:%02x:%02x:%02x)\n", __func__, peer,
  1346. peer->mac_addr.raw[0], peer->mac_addr.raw[1],
  1347. peer->mac_addr.raw[2], peer->mac_addr.raw[3],
  1348. peer->mac_addr.raw[4], peer->mac_addr.raw[5]);
  1349. /*
  1350. * Remove the reference added during peer_attach.
  1351. * The peer will still be left allocated until the
  1352. * PEER_UNMAP message arrives to remove the other
  1353. * reference, added by the PEER_MAP message.
  1354. */
  1355. dp_peer_unref_delete(peer_handle);
  1356. #ifndef CONFIG_WIN
  1357. dp_local_peer_id_free(peer->vdev->pdev, peer);
  1358. #endif
  1359. qdf_spinlock_destroy(&peer->peer_info_lock);
  1360. }
  1361. /*
  1362. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  1363. * @peer_handle: Datapath peer handle
  1364. *
  1365. */
  1366. uint8 *dp_get_vdev_mac_addr_wifi3(void *pvdev)
  1367. {
  1368. struct dp_vdev *vdev = pvdev;
  1369. return vdev->mac_addr.raw;
  1370. }
  1371. /*
  1372. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  1373. * @peer_handle: Datapath peer handle
  1374. *
  1375. */
  1376. void *dp_get_vdev_from_vdev_id_wifi3(void *dev, uint8_t vdev_id)
  1377. {
  1378. struct dp_pdev *pdev = dev;
  1379. struct dp_vdev *vdev = NULL;
  1380. if (qdf_unlikely(!pdev))
  1381. return NULL;
  1382. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  1383. if (vdev->vdev_id == vdev_id)
  1384. break;
  1385. }
  1386. return vdev;
  1387. }
  1388. int dp_get_opmode(void *vdev_handle)
  1389. {
  1390. struct dp_vdev *vdev = vdev_handle;
  1391. return vdev->opmode;
  1392. }
  1393. void *dp_get_ctrl_pdev_from_vdev_wifi3(void *pvdev)
  1394. {
  1395. struct dp_vdev *vdev = pvdev;
  1396. struct dp_pdev *pdev = vdev->pdev;
  1397. return (void *)pdev->wlan_cfg_ctx;
  1398. }
  1399. static struct cdp_cmn_ops dp_ops_cmn = {
  1400. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  1401. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  1402. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  1403. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  1404. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  1405. .txrx_peer_create = dp_peer_create_wifi3,
  1406. .txrx_peer_setup = dp_peer_setup_wifi3,
  1407. .txrx_peer_teardown = NULL,
  1408. .txrx_peer_delete = dp_peer_delete_wifi3,
  1409. .txrx_vdev_register = dp_vdev_register_wifi3,
  1410. .txrx_soc_detach = dp_soc_detach_wifi3,
  1411. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  1412. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  1413. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  1414. /* TODO: Add other functions */
  1415. };
  1416. static struct cdp_ctrl_ops dp_ops_ctrl = {
  1417. .txrx_peer_authorize = dp_peer_authorize,
  1418. /* TODO: Add other functions */
  1419. };
  1420. static struct cdp_me_ops dp_ops_me = {
  1421. /* TODO */
  1422. };
  1423. static struct cdp_mon_ops dp_ops_mon = {
  1424. /* TODO */
  1425. };
  1426. static struct cdp_host_stats_ops dp_ops_host_stats = {
  1427. /* TODO */
  1428. };
  1429. static struct cdp_wds_ops dp_ops_wds = {
  1430. /* TODO */
  1431. };
  1432. static struct cdp_raw_ops dp_ops_raw = {
  1433. /* TODO */
  1434. };
  1435. #ifdef CONFIG_WIN
  1436. static struct cdp_pflow_ops dp_ops_pflow = {
  1437. /* TODO */
  1438. };
  1439. #endif /* CONFIG_WIN */
  1440. #ifndef CONFIG_WIN
  1441. static struct cdp_misc_ops dp_ops_misc = {
  1442. .get_opmode = dp_get_opmode,
  1443. };
  1444. static struct cdp_flowctl_ops dp_ops_flowctl = {
  1445. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1446. };
  1447. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  1448. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1449. };
  1450. static struct cdp_ipa_ops dp_ops_ipa = {
  1451. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1452. };
  1453. static struct cdp_lro_ops dp_ops_lro = {
  1454. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1455. };
  1456. /**
  1457. * dp_dummy_bus_suspend() - dummy bus suspend op
  1458. *
  1459. * FIXME - This is a placeholder for the actual logic!
  1460. *
  1461. * Return: QDF_STATUS_SUCCESS
  1462. */
  1463. inline QDF_STATUS dp_dummy_bus_suspend(void)
  1464. {
  1465. return QDF_STATUS_SUCCESS;
  1466. }
  1467. /**
  1468. * dp_dummy_bus_resume() - dummy bus resume
  1469. *
  1470. * FIXME - This is a placeholder for the actual logic!
  1471. *
  1472. * Return: QDF_STATUS_SUCCESS
  1473. */
  1474. inline QDF_STATUS dp_dummy_bus_resume(void)
  1475. {
  1476. return QDF_STATUS_SUCCESS;
  1477. }
  1478. static struct cdp_bus_ops dp_ops_bus = {
  1479. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1480. .bus_suspend = dp_dummy_bus_suspend,
  1481. .bus_resume = dp_dummy_bus_resume
  1482. };
  1483. static struct cdp_ocb_ops dp_ops_ocb = {
  1484. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1485. };
  1486. static struct cdp_throttle_ops dp_ops_throttle = {
  1487. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1488. };
  1489. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  1490. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1491. };
  1492. static struct cdp_cfg_ops dp_ops_cfg = {
  1493. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  1494. };
  1495. static struct cdp_peer_ops dp_ops_peer = {
  1496. .register_peer = dp_register_peer,
  1497. .clear_peer = dp_clear_peer,
  1498. .find_peer_by_addr = dp_find_peer_by_addr,
  1499. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  1500. .local_peer_id = dp_local_peer_id,
  1501. .peer_find_by_local_id = dp_peer_find_by_local_id,
  1502. .peer_state_update = dp_peer_state_update,
  1503. .get_vdevid = dp_get_vdevid,
  1504. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  1505. .get_vdev_for_peer = dp_get_vdev_for_peer,
  1506. .get_peer_state = dp_get_peer_state,
  1507. };
  1508. #endif
  1509. static struct cdp_ops dp_txrx_ops = {
  1510. .cmn_drv_ops = &dp_ops_cmn,
  1511. .ctrl_ops = &dp_ops_ctrl,
  1512. .me_ops = &dp_ops_me,
  1513. .mon_ops = &dp_ops_mon,
  1514. .host_stats_ops = &dp_ops_host_stats,
  1515. .wds_ops = &dp_ops_wds,
  1516. .raw_ops = &dp_ops_raw,
  1517. #ifdef CONFIG_WIN
  1518. .pflow_ops = &dp_ops_pflow,
  1519. #endif /* CONFIG_WIN */
  1520. #ifndef CONFIG_WIN
  1521. .misc_ops = &dp_ops_misc,
  1522. .cfg_ops = &dp_ops_cfg,
  1523. .flowctl_ops = &dp_ops_flowctl,
  1524. .l_flowctl_ops = &dp_ops_l_flowctl,
  1525. .ipa_ops = &dp_ops_ipa,
  1526. .lro_ops = &dp_ops_lro,
  1527. .bus_ops = &dp_ops_bus,
  1528. .ocb_ops = &dp_ops_ocb,
  1529. .peer_ops = &dp_ops_peer,
  1530. .throttle_ops = &dp_ops_throttle,
  1531. .mob_stats_ops = &dp_ops_mob_stats,
  1532. #endif
  1533. };
  1534. /*
  1535. * dp_soc_attach_wifi3() - Attach txrx SOC
  1536. * @osif_soc: Opaque SOC handle from OSIF/HDD
  1537. * @htc_handle: Opaque HTC handle
  1538. * @hif_handle: Opaque HIF handle
  1539. * @qdf_osdev: QDF device
  1540. *
  1541. * Return: DP SOC handle on success, NULL on failure
  1542. */
  1543. void *dp_soc_attach_wifi3(void *osif_soc, void *hif_handle,
  1544. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  1545. struct ol_if_ops *ol_ops)
  1546. {
  1547. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  1548. if (!soc) {
  1549. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1550. "%s: DP SOC memory allocation failed\n", __func__);
  1551. goto fail0;
  1552. }
  1553. soc->cdp_soc.ops = &dp_txrx_ops;
  1554. soc->cdp_soc.ol_ops = ol_ops;
  1555. soc->osif_soc = osif_soc;
  1556. soc->osdev = qdf_osdev;
  1557. soc->hif_handle = hif_handle;
  1558. soc->hal_soc = hif_get_hal_handle(hif_handle);
  1559. soc->htt_handle = htt_soc_attach(soc, osif_soc, htc_handle,
  1560. soc->hal_soc, qdf_osdev);
  1561. if (soc->htt_handle == NULL) {
  1562. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1563. "%s: HTT attach failed\n", __func__);
  1564. goto fail1;
  1565. }
  1566. soc->wlan_cfg_ctx = wlan_cfg_soc_attach();
  1567. if (!soc->wlan_cfg_ctx) {
  1568. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1569. "%s: wlan_cfg_soc_attach failed\n", __func__);
  1570. goto fail2;
  1571. }
  1572. qdf_spinlock_create(&soc->peer_ref_mutex);
  1573. #ifdef notyet
  1574. if (wdi_event_attach(soc)) {
  1575. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1576. "%s: WDI event attach failed\n", __func__);
  1577. goto fail2;
  1578. }
  1579. #endif
  1580. if (dp_soc_interrupt_attach(soc) != QDF_STATUS_SUCCESS) {
  1581. goto fail2;
  1582. }
  1583. return (void *)soc;
  1584. fail2:
  1585. htt_soc_detach(soc->htt_handle);
  1586. fail1:
  1587. qdf_mem_free(soc);
  1588. fail0:
  1589. return NULL;
  1590. }