hal_kiwi_tx.h 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147
  1. /*
  2. * Copyright (c) 2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "tcl_data_cmd.h"
  20. //#include "mac_tcl_reg_seq_hwioreg.h"
  21. #include "phyrx_rssi_legacy.h"
  22. #include "hal_be_hw_headers.h"
  23. #include "hal_internal.h"
  24. #include "cdp_txrx_mon_struct.h"
  25. #include "qdf_trace.h"
  26. #include "hal_rx.h"
  27. #include "hal_tx.h"
  28. #include "dp_types.h"
  29. #include "hal_api_mon.h"
  30. #define DSCP_TID_TABLE_SIZE 24
  31. #define NUM_WORDS_PER_DSCP_TID_TABLE (DSCP_TID_TABLE_SIZE / 4)
  32. /**
  33. * hal_tx_set_dscp_tid_map_kiwi() - Configure default DSCP to TID map table
  34. * @soc: HAL SoC context
  35. * @map: DSCP-TID mapping table
  36. * @id: mapping table ID - 0-31
  37. *
  38. * DSCP are mapped to 8 TID values using TID values programmed
  39. * in any of the 32 DSCP_TID_MAPS (id = 0-31).
  40. *
  41. * Return: none
  42. */
  43. static void hal_tx_set_dscp_tid_map_kiwi(struct hal_soc *hal_soc, uint8_t *map,
  44. uint8_t id)
  45. {
  46. int i;
  47. uint32_t addr, cmn_reg_addr;
  48. uint32_t value = 0, regval;
  49. uint8_t val[DSCP_TID_TABLE_SIZE], cnt = 0;
  50. struct hal_soc *soc = (struct hal_soc *)hal_soc;
  51. if (id >= HAL_MAX_HW_DSCP_TID_MAPS_11AX)
  52. return;
  53. cmn_reg_addr = HWIO_TCL_R0_CONS_RING_CMN_CTRL_REG_ADDR(
  54. MAC_TCL_REG_REG_BASE);
  55. addr = HWIO_TCL_R0_DSCP_TID_MAP_n_ADDR(
  56. MAC_TCL_REG_REG_BASE,
  57. id * NUM_WORDS_PER_DSCP_TID_TABLE);
  58. /* Enable read/write access */
  59. regval = HAL_REG_READ(soc, cmn_reg_addr);
  60. regval |=
  61. (1 <<
  62. HWIO_TCL_R0_CONS_RING_CMN_CTRL_REG_DSCP_TID_MAP_PROGRAM_EN_SHFT);
  63. HAL_REG_WRITE(soc, cmn_reg_addr, regval);
  64. /* Write 8 (24 bits) DSCP-TID mappings in each interation */
  65. for (i = 0; i < 64; i += 8) {
  66. value = (map[i] |
  67. (map[i + 1] << 0x3) |
  68. (map[i + 2] << 0x6) |
  69. (map[i + 3] << 0x9) |
  70. (map[i + 4] << 0xc) |
  71. (map[i + 5] << 0xf) |
  72. (map[i + 6] << 0x12) |
  73. (map[i + 7] << 0x15));
  74. qdf_mem_copy(&val[cnt], (void *)&value, 3);
  75. cnt += 3;
  76. }
  77. for (i = 0; i < DSCP_TID_TABLE_SIZE; i += 4) {
  78. regval = *(uint32_t *)(val + i);
  79. HAL_REG_WRITE(soc, addr,
  80. (regval & HWIO_TCL_R0_DSCP_TID_MAP_n_RMSK));
  81. addr += 4;
  82. }
  83. /* Diasble read/write access */
  84. regval = HAL_REG_READ(soc, cmn_reg_addr);
  85. regval &=
  86. ~(HWIO_TCL_R0_CONS_RING_CMN_CTRL_REG_DSCP_TID_MAP_PROGRAM_EN_BMSK);
  87. HAL_REG_WRITE(soc, cmn_reg_addr, regval);
  88. }
  89. /**
  90. * hal_tx_update_dscp_tid_kiwi() - Update the dscp tid map table as updated
  91. * by the user
  92. * @soc: HAL SoC context
  93. * @map: DSCP-TID mapping table
  94. * @id : MAP ID
  95. * @dscp: DSCP_TID map index
  96. *
  97. * Return: void
  98. */
  99. static void hal_tx_update_dscp_tid_kiwi(struct hal_soc *hal_soc, uint8_t tid,
  100. uint8_t id, uint8_t dscp)
  101. {
  102. int index;
  103. uint32_t addr;
  104. uint32_t value;
  105. uint32_t regval;
  106. struct hal_soc *soc = (struct hal_soc *)hal_soc;
  107. addr = HWIO_TCL_R0_DSCP_TID_MAP_n_ADDR(
  108. MAC_TCL_REG_REG_BASE, id);
  109. index = dscp % HAL_TX_NUM_DSCP_PER_REGISTER;
  110. addr += 4 * (dscp / HAL_TX_NUM_DSCP_PER_REGISTER);
  111. value = tid << (HAL_TX_BITS_PER_TID * index);
  112. regval = HAL_REG_READ(soc, addr);
  113. regval &= ~(HAL_TX_TID_BITS_MASK << (HAL_TX_BITS_PER_TID * index));
  114. regval |= value;
  115. HAL_REG_WRITE(soc, addr, (regval & HWIO_TCL_R0_DSCP_TID_MAP_n_RMSK));
  116. }
  117. /**
  118. * hal_tx_init_cmd_credit_ring_kiwi() - Initialize command/credit SRNG
  119. * @hal_soc_hdl: Handle to HAL SoC structure
  120. * @hal_srng: Handle to HAL SRNG structure
  121. *
  122. * Return: none
  123. */
  124. static inline void
  125. hal_tx_init_cmd_credit_ring_kiwi(hal_soc_handle_t hal_soc_hdl,
  126. hal_ring_handle_t hal_ring_hdl)
  127. {
  128. }