sde_kms.c 117 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697
  1. /*
  2. * Copyright (c) 2014-2020, The Linux Foundation. All rights reserved.
  3. * Copyright (C) 2013 Red Hat
  4. * Author: Rob Clark <[email protected]>
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License version 2 as published by
  8. * the Free Software Foundation.
  9. *
  10. * This program is distributed in the hope that it will be useful, but WITHOUT
  11. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  13. * more details.
  14. *
  15. * You should have received a copy of the GNU General Public License along with
  16. * this program. If not, see <http://www.gnu.org/licenses/>.
  17. */
  18. #define pr_fmt(fmt) "[drm:%s:%d] " fmt, __func__, __LINE__
  19. #include <drm/drm_crtc.h>
  20. #include <drm/drm_fixed.h>
  21. #include <drm/drm_panel.h>
  22. #include <linux/debugfs.h>
  23. #include <linux/of_address.h>
  24. #include <linux/of_irq.h>
  25. #include <linux/dma-buf.h>
  26. #include <linux/memblock.h>
  27. #include <drm/drm_atomic_uapi.h>
  28. #include <drm/drm_probe_helper.h>
  29. #include "msm_drv.h"
  30. #include "msm_mmu.h"
  31. #include "msm_gem.h"
  32. #include "dsi_display.h"
  33. #include "dsi_drm.h"
  34. #include "sde_wb.h"
  35. #include "dp_display.h"
  36. #include "dp_drm.h"
  37. #include "dp_mst_drm.h"
  38. #include "sde_kms.h"
  39. #include "sde_core_irq.h"
  40. #include "sde_formats.h"
  41. #include "sde_hw_vbif.h"
  42. #include "sde_vbif.h"
  43. #include "sde_encoder.h"
  44. #include "sde_plane.h"
  45. #include "sde_crtc.h"
  46. #include "sde_color_processing.h"
  47. #include "sde_reg_dma.h"
  48. #include "sde_connector.h"
  49. #include "sde_vm.h"
  50. #include <linux/qcom_scm.h>
  51. #include "soc/qcom/secure_buffer.h"
  52. #include <linux/qtee_shmbridge.h>
  53. #include <linux/haven/hh_irq_lend.h>
  54. #define CREATE_TRACE_POINTS
  55. #include "sde_trace.h"
  56. /* defines for secure channel call */
  57. #define MEM_PROTECT_SD_CTRL_SWITCH 0x18
  58. #define MDP_DEVICE_ID 0x1A
  59. EXPORT_TRACEPOINT_SYMBOL(tracing_mark_write);
  60. static const char * const iommu_ports[] = {
  61. "mdp_0",
  62. };
  63. /**
  64. * Controls size of event log buffer. Specified as a power of 2.
  65. */
  66. #define SDE_EVTLOG_SIZE 1024
  67. /*
  68. * To enable overall DRM driver logging
  69. * # echo 0x2 > /sys/module/drm/parameters/debug
  70. *
  71. * To enable DRM driver h/w logging
  72. * # echo <mask> > /sys/kernel/debug/dri/0/debug/hw_log_mask
  73. *
  74. * See sde_hw_mdss.h for h/w logging mask definitions (search for SDE_DBG_MASK_)
  75. */
  76. #define SDE_DEBUGFS_DIR "msm_sde"
  77. #define SDE_DEBUGFS_HWMASKNAME "hw_log_mask"
  78. #define SDE_KMS_MODESET_LOCK_TIMEOUT_US 500
  79. #define SDE_KMS_MODESET_LOCK_MAX_TRIALS 20
  80. /**
  81. * sdecustom - enable certain driver customizations for sde clients
  82. * Enabling this modifies the standard DRM behavior slightly and assumes
  83. * that the clients have specific knowledge about the modifications that
  84. * are involved, so don't enable this unless you know what you're doing.
  85. *
  86. * Parts of the driver that are affected by this setting may be located by
  87. * searching for invocations of the 'sde_is_custom_client()' function.
  88. *
  89. * This is disabled by default.
  90. */
  91. static bool sdecustom = true;
  92. module_param(sdecustom, bool, 0400);
  93. MODULE_PARM_DESC(sdecustom, "Enable customizations for sde clients");
  94. static int sde_kms_hw_init(struct msm_kms *kms);
  95. static int _sde_kms_mmu_destroy(struct sde_kms *sde_kms);
  96. static int _sde_kms_mmu_init(struct sde_kms *sde_kms);
  97. static int _sde_kms_register_events(struct msm_kms *kms,
  98. struct drm_mode_object *obj, u32 event, bool en);
  99. bool sde_is_custom_client(void)
  100. {
  101. return sdecustom;
  102. }
  103. #ifdef CONFIG_DEBUG_FS
  104. void *sde_debugfs_get_root(struct sde_kms *sde_kms)
  105. {
  106. struct msm_drm_private *priv;
  107. if (!sde_kms || !sde_kms->dev || !sde_kms->dev->dev_private)
  108. return NULL;
  109. priv = sde_kms->dev->dev_private;
  110. return priv->debug_root;
  111. }
  112. static int _sde_debugfs_init(struct sde_kms *sde_kms)
  113. {
  114. void *p;
  115. int rc;
  116. void *debugfs_root;
  117. p = sde_hw_util_get_log_mask_ptr();
  118. if (!sde_kms || !p)
  119. return -EINVAL;
  120. debugfs_root = sde_debugfs_get_root(sde_kms);
  121. if (!debugfs_root)
  122. return -EINVAL;
  123. /* allow debugfs_root to be NULL */
  124. debugfs_create_x32(SDE_DEBUGFS_HWMASKNAME, 0600, debugfs_root, p);
  125. (void) sde_debugfs_vbif_init(sde_kms, debugfs_root);
  126. (void) sde_debugfs_core_irq_init(sde_kms, debugfs_root);
  127. rc = sde_core_perf_debugfs_init(&sde_kms->perf, debugfs_root);
  128. if (rc) {
  129. SDE_ERROR("failed to init perf %d\n", rc);
  130. return rc;
  131. }
  132. if (sde_kms->catalog->qdss_count)
  133. debugfs_create_u32("qdss", 0600, debugfs_root,
  134. (u32 *)&sde_kms->qdss_enabled);
  135. debugfs_create_u32("pm_suspend_clk_dump", 0600, debugfs_root,
  136. (u32 *)&sde_kms->pm_suspend_clk_dump);
  137. return 0;
  138. }
  139. static void sde_kms_debugfs_destroy(struct msm_kms *kms)
  140. {
  141. struct sde_kms *sde_kms = to_sde_kms(kms);
  142. /* don't need to NULL check debugfs_root */
  143. if (sde_kms) {
  144. sde_debugfs_vbif_destroy(sde_kms);
  145. sde_debugfs_core_irq_destroy(sde_kms);
  146. }
  147. }
  148. static int _sde_kms_dump_clks_state(struct sde_kms *sde_kms)
  149. {
  150. int i;
  151. struct device *dev = sde_kms->dev->dev;
  152. SDE_INFO("runtime PM suspended:%d", pm_runtime_suspended(dev));
  153. for (i = 0; i < sde_kms->dsi_display_count; i++)
  154. dsi_display_dump_clks_state(sde_kms->dsi_displays[i]);
  155. return 0;
  156. }
  157. #else
  158. static int _sde_debugfs_init(struct sde_kms *sde_kms)
  159. {
  160. return 0;
  161. }
  162. static void sde_kms_debugfs_destroy(struct msm_kms *kms)
  163. {
  164. }
  165. static int _sde_kms_dump_clks_state(struct sde_kms *sde_kms)
  166. {
  167. return 0;
  168. }
  169. #endif
  170. static int sde_kms_enable_vblank(struct msm_kms *kms, struct drm_crtc *crtc)
  171. {
  172. int ret;
  173. if (!kms || !crtc)
  174. return -EINVAL;
  175. SDE_ATRACE_BEGIN("sde_kms_enable_vblank");
  176. ret = sde_crtc_vblank(crtc, true);
  177. SDE_ATRACE_END("sde_kms_enable_vblank");
  178. return ret;
  179. }
  180. static void sde_kms_disable_vblank(struct msm_kms *kms, struct drm_crtc *crtc)
  181. {
  182. if (!kms || !crtc)
  183. return;
  184. SDE_ATRACE_BEGIN("sde_kms_disable_vblank");
  185. sde_crtc_vblank(crtc, false);
  186. SDE_ATRACE_END("sde_kms_disable_vblank");
  187. }
  188. static void sde_kms_wait_for_frame_transfer_complete(struct msm_kms *kms,
  189. struct drm_crtc *crtc)
  190. {
  191. struct drm_encoder *encoder;
  192. struct drm_device *dev;
  193. int ret;
  194. if (!kms || !crtc || !crtc->state || !crtc->dev) {
  195. SDE_ERROR("invalid params\n");
  196. return;
  197. }
  198. if (!crtc->state->enable) {
  199. SDE_DEBUG("[crtc:%d] not enable\n", crtc->base.id);
  200. return;
  201. }
  202. if (!crtc->state->active) {
  203. SDE_DEBUG("[crtc:%d] not active\n", crtc->base.id);
  204. return;
  205. }
  206. dev = crtc->dev;
  207. list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
  208. if (encoder->crtc != crtc)
  209. continue;
  210. /*
  211. * Video Mode - Wait for VSYNC
  212. * Cmd Mode - Wait for PP_DONE. Will be no-op if transfer is
  213. * complete
  214. */
  215. SDE_EVT32_VERBOSE(DRMID(crtc));
  216. ret = sde_encoder_wait_for_event(encoder, MSM_ENC_TX_COMPLETE);
  217. if (ret && ret != -EWOULDBLOCK) {
  218. SDE_ERROR(
  219. "[crtc: %d][enc: %d] wait for commit done returned %d\n",
  220. crtc->base.id, encoder->base.id, ret);
  221. break;
  222. }
  223. }
  224. }
  225. static int _sde_kms_secure_ctrl_xin_clients(struct sde_kms *sde_kms,
  226. struct drm_crtc *crtc, bool enable)
  227. {
  228. struct drm_device *dev;
  229. struct msm_drm_private *priv;
  230. struct sde_mdss_cfg *sde_cfg;
  231. struct drm_plane *plane;
  232. int i, ret;
  233. dev = sde_kms->dev;
  234. priv = dev->dev_private;
  235. sde_cfg = sde_kms->catalog;
  236. ret = sde_vbif_halt_xin_mask(sde_kms,
  237. sde_cfg->sui_block_xin_mask, enable);
  238. if (ret) {
  239. SDE_ERROR("failed to halt some xin-clients, ret:%d\n", ret);
  240. return ret;
  241. }
  242. if (enable) {
  243. for (i = 0; i < priv->num_planes; i++) {
  244. plane = priv->planes[i];
  245. sde_plane_secure_ctrl_xin_client(plane, crtc);
  246. }
  247. }
  248. return 0;
  249. }
  250. /**
  251. * _sde_kms_scm_call - makes secure channel call to switch the VMIDs
  252. * @sde_kms: Pointer to sde_kms struct
  253. * @vimd: switch the stage 2 translation to this VMID
  254. */
  255. static int _sde_kms_scm_call(struct sde_kms *sde_kms, int vmid)
  256. {
  257. struct device dummy = {};
  258. dma_addr_t dma_handle;
  259. uint32_t num_sids;
  260. uint32_t *sec_sid;
  261. struct sde_mdss_cfg *sde_cfg = sde_kms->catalog;
  262. int ret = 0, i;
  263. struct qtee_shm shm;
  264. bool qtee_en = qtee_shmbridge_is_enabled();
  265. phys_addr_t mem_addr;
  266. u64 mem_size;
  267. num_sids = sde_cfg->sec_sid_mask_count;
  268. if (!num_sids) {
  269. SDE_ERROR("secure SID masks not configured, vmid 0x%x\n", vmid);
  270. return -EINVAL;
  271. }
  272. if (qtee_en) {
  273. ret = qtee_shmbridge_allocate_shm(num_sids * sizeof(uint32_t),
  274. &shm);
  275. if (ret)
  276. return -ENOMEM;
  277. sec_sid = (uint32_t *) shm.vaddr;
  278. mem_addr = shm.paddr;
  279. /**
  280. * SMMUSecureModeSwitch requires the size to be number of SID's
  281. * but shm allocates size in pages. Modify the args as per
  282. * client requirement.
  283. */
  284. mem_size = sizeof(uint32_t) * num_sids;
  285. } else {
  286. sec_sid = kcalloc(num_sids, sizeof(uint32_t), GFP_KERNEL);
  287. if (!sec_sid)
  288. return -ENOMEM;
  289. mem_addr = virt_to_phys(sec_sid);
  290. mem_size = sizeof(uint32_t) * num_sids;
  291. }
  292. for (i = 0; i < num_sids; i++) {
  293. sec_sid[i] = sde_cfg->sec_sid_mask[i];
  294. SDE_DEBUG("sid_mask[%d]: %d\n", i, sec_sid[i]);
  295. }
  296. ret = dma_coerce_mask_and_coherent(&dummy, DMA_BIT_MASK(64));
  297. if (ret) {
  298. SDE_ERROR("Failed to set dma mask for dummy dev %d\n", ret);
  299. goto map_error;
  300. }
  301. set_dma_ops(&dummy, NULL);
  302. dma_handle = dma_map_single(&dummy, sec_sid,
  303. num_sids * sizeof(uint32_t), DMA_TO_DEVICE);
  304. if (dma_mapping_error(&dummy, dma_handle)) {
  305. SDE_ERROR("dma_map_single for dummy dev failed vmid 0x%x\n",
  306. vmid);
  307. goto map_error;
  308. }
  309. SDE_DEBUG("calling scm_call for vmid 0x%x, num_sids %d, qtee_en %d",
  310. vmid, num_sids, qtee_en);
  311. ret = qcom_scm_mem_protect_sd_ctrl(MDP_DEVICE_ID, mem_addr,
  312. mem_size, vmid);
  313. if (ret)
  314. SDE_ERROR("Error:scm_call2, vmid %lld, ret%d\n",
  315. vmid, ret);
  316. SDE_EVT32(MEM_PROTECT_SD_CTRL_SWITCH, MDP_DEVICE_ID, mem_size,
  317. vmid, qtee_en, num_sids, ret);
  318. dma_unmap_single(&dummy, dma_handle,
  319. num_sids * sizeof(uint32_t), DMA_TO_DEVICE);
  320. map_error:
  321. if (qtee_en)
  322. qtee_shmbridge_free_shm(&shm);
  323. else
  324. kfree(sec_sid);
  325. return ret;
  326. }
  327. static int _sde_kms_detach_all_cb(struct sde_kms *sde_kms, u32 vmid)
  328. {
  329. u32 ret;
  330. if (atomic_inc_return(&sde_kms->detach_all_cb) > 1)
  331. return 0;
  332. /* detach_all_contexts */
  333. ret = sde_kms_mmu_detach(sde_kms, false);
  334. if (ret) {
  335. SDE_ERROR("failed to detach all cb ret:%d\n", ret);
  336. goto mmu_error;
  337. }
  338. ret = _sde_kms_scm_call(sde_kms, vmid);
  339. if (ret) {
  340. SDE_ERROR("scm call failed for vmid:%d\n", vmid);
  341. goto scm_error;
  342. }
  343. return 0;
  344. scm_error:
  345. sde_kms_mmu_attach(sde_kms, false);
  346. mmu_error:
  347. atomic_dec(&sde_kms->detach_all_cb);
  348. return ret;
  349. }
  350. static int _sde_kms_attach_all_cb(struct sde_kms *sde_kms, u32 vmid,
  351. u32 old_vmid)
  352. {
  353. u32 ret;
  354. if (atomic_dec_return(&sde_kms->detach_all_cb) != 0)
  355. return 0;
  356. ret = _sde_kms_scm_call(sde_kms, vmid);
  357. if (ret) {
  358. SDE_ERROR("scm call failed for vmid:%d\n", vmid);
  359. goto scm_error;
  360. }
  361. /* attach_all_contexts */
  362. ret = sde_kms_mmu_attach(sde_kms, false);
  363. if (ret) {
  364. SDE_ERROR("failed to attach all cb ret:%d\n", ret);
  365. goto mmu_error;
  366. }
  367. return 0;
  368. mmu_error:
  369. _sde_kms_scm_call(sde_kms, old_vmid);
  370. scm_error:
  371. atomic_inc(&sde_kms->detach_all_cb);
  372. return ret;
  373. }
  374. static int _sde_kms_detach_sec_cb(struct sde_kms *sde_kms, int vmid)
  375. {
  376. u32 ret;
  377. if (atomic_inc_return(&sde_kms->detach_sec_cb) > 1)
  378. return 0;
  379. /* detach secure_context */
  380. ret = sde_kms_mmu_detach(sde_kms, true);
  381. if (ret) {
  382. SDE_ERROR("failed to detach sec cb ret:%d\n", ret);
  383. goto mmu_error;
  384. }
  385. ret = _sde_kms_scm_call(sde_kms, vmid);
  386. if (ret) {
  387. SDE_ERROR("scm call failed for vmid:%d\n", vmid);
  388. goto scm_error;
  389. }
  390. return 0;
  391. scm_error:
  392. sde_kms_mmu_attach(sde_kms, true);
  393. mmu_error:
  394. atomic_dec(&sde_kms->detach_sec_cb);
  395. return ret;
  396. }
  397. static int _sde_kms_attach_sec_cb(struct sde_kms *sde_kms, u32 vmid,
  398. u32 old_vmid)
  399. {
  400. u32 ret;
  401. if (atomic_dec_return(&sde_kms->detach_sec_cb) != 0)
  402. return 0;
  403. ret = _sde_kms_scm_call(sde_kms, vmid);
  404. if (ret) {
  405. goto scm_error;
  406. SDE_ERROR("scm call failed for vmid:%d\n", vmid);
  407. }
  408. ret = sde_kms_mmu_attach(sde_kms, true);
  409. if (ret) {
  410. SDE_ERROR("failed to attach sec cb ret:%d\n", ret);
  411. goto mmu_error;
  412. }
  413. return 0;
  414. mmu_error:
  415. _sde_kms_scm_call(sde_kms, old_vmid);
  416. scm_error:
  417. atomic_inc(&sde_kms->detach_sec_cb);
  418. return ret;
  419. }
  420. static int _sde_kms_sui_misr_ctrl(struct sde_kms *sde_kms,
  421. struct drm_crtc *crtc, bool enable)
  422. {
  423. int ret;
  424. if (enable) {
  425. ret = pm_runtime_get_sync(sde_kms->dev->dev);
  426. if (ret < 0) {
  427. SDE_ERROR("failed to enable resource, ret:%d\n", ret);
  428. return ret;
  429. }
  430. sde_crtc_misr_setup(crtc, true, 1);
  431. ret = _sde_kms_secure_ctrl_xin_clients(sde_kms, crtc, true);
  432. if (ret) {
  433. sde_crtc_misr_setup(crtc, false, 0);
  434. pm_runtime_put_sync(sde_kms->dev->dev);
  435. return ret;
  436. }
  437. } else {
  438. _sde_kms_secure_ctrl_xin_clients(sde_kms, crtc, false);
  439. sde_crtc_misr_setup(crtc, false, 0);
  440. pm_runtime_put_sync(sde_kms->dev->dev);
  441. }
  442. return 0;
  443. }
  444. static int _sde_kms_secure_ctrl(struct sde_kms *sde_kms, struct drm_crtc *crtc,
  445. bool post_commit)
  446. {
  447. struct sde_kms_smmu_state_data *smmu_state = &sde_kms->smmu_state;
  448. int old_smmu_state = smmu_state->state;
  449. int ret = 0;
  450. u32 vmid;
  451. if (!sde_kms || !crtc) {
  452. SDE_ERROR("invalid argument(s)\n");
  453. return -EINVAL;
  454. }
  455. SDE_EVT32(DRMID(crtc), smmu_state->state, smmu_state->transition_type,
  456. post_commit, smmu_state->sui_misr_state,
  457. smmu_state->secure_level, SDE_EVTLOG_FUNC_ENTRY);
  458. if ((!smmu_state->transition_type) ||
  459. ((smmu_state->transition_type == POST_COMMIT) && !post_commit))
  460. /* Bail out */
  461. return 0;
  462. /* enable sui misr if requested, before the transition */
  463. if (smmu_state->sui_misr_state == SUI_MISR_ENABLE_REQ) {
  464. ret = _sde_kms_sui_misr_ctrl(sde_kms, crtc, true);
  465. if (ret) {
  466. smmu_state->sui_misr_state = NONE;
  467. goto end;
  468. }
  469. }
  470. mutex_lock(&sde_kms->secure_transition_lock);
  471. switch (smmu_state->state) {
  472. case DETACH_ALL_REQ:
  473. ret = _sde_kms_detach_all_cb(sde_kms, VMID_CP_SEC_DISPLAY);
  474. if (!ret)
  475. smmu_state->state = DETACHED;
  476. break;
  477. case ATTACH_ALL_REQ:
  478. ret = _sde_kms_attach_all_cb(sde_kms, VMID_CP_PIXEL,
  479. VMID_CP_SEC_DISPLAY);
  480. if (!ret) {
  481. smmu_state->state = ATTACHED;
  482. smmu_state->secure_level = SDE_DRM_SEC_NON_SEC;
  483. }
  484. break;
  485. case DETACH_SEC_REQ:
  486. vmid = (smmu_state->secure_level == SDE_DRM_SEC_ONLY) ?
  487. VMID_CP_SEC_DISPLAY : VMID_CP_CAMERA_PREVIEW;
  488. ret = _sde_kms_detach_sec_cb(sde_kms, vmid);
  489. if (!ret)
  490. smmu_state->state = DETACHED_SEC;
  491. break;
  492. case ATTACH_SEC_REQ:
  493. vmid = (smmu_state->secure_level == SDE_DRM_SEC_ONLY) ?
  494. VMID_CP_SEC_DISPLAY : VMID_CP_CAMERA_PREVIEW;
  495. ret = _sde_kms_attach_sec_cb(sde_kms, VMID_CP_PIXEL, vmid);
  496. if (!ret) {
  497. smmu_state->state = ATTACHED;
  498. smmu_state->secure_level = SDE_DRM_SEC_NON_SEC;
  499. }
  500. break;
  501. default:
  502. SDE_ERROR("crtc%d: invalid smmu state %d transition type %d\n",
  503. DRMID(crtc), smmu_state->state,
  504. smmu_state->transition_type);
  505. ret = -EINVAL;
  506. break;
  507. }
  508. mutex_unlock(&sde_kms->secure_transition_lock);
  509. /* disable sui misr if requested, after the transition */
  510. if (!ret && (smmu_state->sui_misr_state == SUI_MISR_DISABLE_REQ)) {
  511. ret = _sde_kms_sui_misr_ctrl(sde_kms, crtc, false);
  512. if (ret)
  513. goto end;
  514. }
  515. end:
  516. smmu_state->transition_error = false;
  517. if (ret) {
  518. smmu_state->transition_error = true;
  519. SDE_ERROR(
  520. "crtc%d: req_state %d, new_state %d, sec_lvl %d, ret %d\n",
  521. DRMID(crtc), old_smmu_state, smmu_state->state,
  522. smmu_state->secure_level, ret);
  523. smmu_state->state = smmu_state->prev_state;
  524. smmu_state->secure_level = smmu_state->prev_secure_level;
  525. if (smmu_state->sui_misr_state == SUI_MISR_ENABLE_REQ)
  526. _sde_kms_sui_misr_ctrl(sde_kms, crtc, false);
  527. }
  528. SDE_DEBUG("crtc %d: req_state %d, new_state %d, sec_lvl %d, ret %d\n",
  529. DRMID(crtc), old_smmu_state, smmu_state->state,
  530. smmu_state->secure_level, ret);
  531. SDE_EVT32(DRMID(crtc), smmu_state->state, smmu_state->prev_state,
  532. smmu_state->transition_type,
  533. smmu_state->transition_error,
  534. smmu_state->secure_level, smmu_state->prev_secure_level,
  535. smmu_state->sui_misr_state, ret, SDE_EVTLOG_FUNC_EXIT);
  536. smmu_state->sui_misr_state = NONE;
  537. smmu_state->transition_type = NONE;
  538. return ret;
  539. }
  540. static int sde_kms_prepare_secure_transition(struct msm_kms *kms,
  541. struct drm_atomic_state *state)
  542. {
  543. struct drm_crtc *crtc;
  544. struct drm_crtc_state *old_crtc_state;
  545. struct drm_plane_state *old_plane_state, *new_plane_state;
  546. struct drm_plane *plane;
  547. struct drm_plane_state *plane_state;
  548. struct sde_kms *sde_kms = to_sde_kms(kms);
  549. struct drm_device *dev = sde_kms->dev;
  550. int i, ops = 0, ret = 0;
  551. bool old_valid_fb = false;
  552. struct sde_kms_smmu_state_data *smmu_state = &sde_kms->smmu_state;
  553. for_each_old_crtc_in_state(state, crtc, old_crtc_state, i) {
  554. if (!crtc->state || !crtc->state->active)
  555. continue;
  556. /*
  557. * It is safe to assume only one active crtc,
  558. * and compatible translation modes on the
  559. * planes staged on this crtc.
  560. * otherwise validation would have failed.
  561. * For this CRTC,
  562. */
  563. /*
  564. * 1. Check if old state on the CRTC has planes
  565. * staged with valid fbs
  566. */
  567. for_each_old_plane_in_state(state, plane, plane_state, i) {
  568. if (!plane_state->crtc)
  569. continue;
  570. if (plane_state->fb) {
  571. old_valid_fb = true;
  572. break;
  573. }
  574. }
  575. /*
  576. * 2.Get the operations needed to be performed before
  577. * secure transition can be initiated.
  578. */
  579. ops = sde_crtc_get_secure_transition_ops(crtc,
  580. old_crtc_state, old_valid_fb);
  581. if (ops < 0) {
  582. SDE_ERROR("invalid secure operations %x\n", ops);
  583. return ops;
  584. }
  585. if (!ops) {
  586. smmu_state->transition_error = false;
  587. goto no_ops;
  588. }
  589. SDE_DEBUG("%d:secure operations(%x) started on state:%pK\n",
  590. crtc->base.id, ops, crtc->state);
  591. SDE_EVT32(DRMID(crtc), ops, crtc->state, old_valid_fb);
  592. /* 3. Perform operations needed for secure transition */
  593. if (ops & SDE_KMS_OPS_WAIT_FOR_TX_DONE) {
  594. SDE_DEBUG("wait_for_transfer_done\n");
  595. sde_kms_wait_for_frame_transfer_complete(kms, crtc);
  596. }
  597. if (ops & SDE_KMS_OPS_CLEANUP_PLANE_FB) {
  598. SDE_DEBUG("cleanup planes\n");
  599. drm_atomic_helper_cleanup_planes(dev, state);
  600. for_each_oldnew_plane_in_state(state, plane,
  601. old_plane_state, new_plane_state, i)
  602. sde_plane_destroy_fb(old_plane_state);
  603. }
  604. if (ops & SDE_KMS_OPS_SECURE_STATE_CHANGE) {
  605. SDE_DEBUG("secure ctrl\n");
  606. _sde_kms_secure_ctrl(sde_kms, crtc, false);
  607. }
  608. if (ops & SDE_KMS_OPS_PREPARE_PLANE_FB) {
  609. SDE_DEBUG("prepare planes %d",
  610. crtc->state->plane_mask);
  611. drm_atomic_crtc_for_each_plane(plane,
  612. crtc) {
  613. const struct drm_plane_helper_funcs *funcs;
  614. plane_state = plane->state;
  615. funcs = plane->helper_private;
  616. SDE_DEBUG("psde:%d FB[%u]\n",
  617. plane->base.id,
  618. plane->fb->base.id);
  619. if (!funcs)
  620. continue;
  621. if (funcs->prepare_fb(plane, plane_state)) {
  622. ret = funcs->prepare_fb(plane,
  623. plane_state);
  624. if (ret)
  625. return ret;
  626. }
  627. }
  628. }
  629. SDE_EVT32(DRMID(crtc), SDE_EVTLOG_FUNC_EXIT);
  630. SDE_DEBUG("secure operations completed\n");
  631. }
  632. no_ops:
  633. return 0;
  634. }
  635. static int _sde_kms_release_splash_buffer(unsigned int mem_addr,
  636. unsigned int splash_buffer_size,
  637. unsigned int ramdump_base,
  638. unsigned int ramdump_buffer_size)
  639. {
  640. unsigned long pfn_start, pfn_end, pfn_idx;
  641. int ret = 0;
  642. if (!mem_addr || !splash_buffer_size) {
  643. SDE_ERROR("invalid params\n");
  644. return -EINVAL;
  645. }
  646. /* leave ramdump memory only if base address matches */
  647. if (ramdump_base == mem_addr &&
  648. ramdump_buffer_size <= splash_buffer_size) {
  649. mem_addr += ramdump_buffer_size;
  650. splash_buffer_size -= ramdump_buffer_size;
  651. }
  652. pfn_start = mem_addr >> PAGE_SHIFT;
  653. pfn_end = (mem_addr + splash_buffer_size) >> PAGE_SHIFT;
  654. ret = memblock_free(mem_addr, splash_buffer_size);
  655. if (ret) {
  656. SDE_ERROR("continuous splash memory free failed:%d\n", ret);
  657. return ret;
  658. }
  659. for (pfn_idx = pfn_start; pfn_idx < pfn_end; pfn_idx++)
  660. free_reserved_page(pfn_to_page(pfn_idx));
  661. return ret;
  662. }
  663. static int _sde_kms_splash_mem_get(struct sde_kms *sde_kms,
  664. struct sde_splash_mem *splash)
  665. {
  666. struct msm_mmu *mmu = NULL;
  667. int ret = 0;
  668. if (!sde_kms->aspace[0]) {
  669. SDE_ERROR("aspace not found for sde kms node\n");
  670. return -EINVAL;
  671. }
  672. mmu = sde_kms->aspace[0]->mmu;
  673. if (!mmu) {
  674. SDE_ERROR("mmu not found for aspace\n");
  675. return -EINVAL;
  676. }
  677. if (!splash || !mmu->funcs || !mmu->funcs->one_to_one_map) {
  678. SDE_ERROR("invalid input params for map\n");
  679. return -EINVAL;
  680. }
  681. if (!splash->ref_cnt) {
  682. ret = mmu->funcs->one_to_one_map(mmu, splash->splash_buf_base,
  683. splash->splash_buf_base,
  684. splash->splash_buf_size,
  685. IOMMU_READ | IOMMU_NOEXEC);
  686. if (ret)
  687. SDE_ERROR("splash memory smmu map failed:%d\n", ret);
  688. }
  689. splash->ref_cnt++;
  690. SDE_DEBUG("one2one mapping done for base:%lx size:%x ref_cnt:%d\n",
  691. splash->splash_buf_base,
  692. splash->splash_buf_size,
  693. splash->ref_cnt);
  694. return ret;
  695. }
  696. static int _sde_kms_map_all_splash_regions(struct sde_kms *sde_kms)
  697. {
  698. int i = 0;
  699. int ret = 0;
  700. if (!sde_kms)
  701. return -EINVAL;
  702. for (i = 0; i < sde_kms->splash_data.num_splash_displays; i++) {
  703. ret = _sde_kms_splash_mem_get(sde_kms,
  704. sde_kms->splash_data.splash_display[i].splash);
  705. if (ret)
  706. return ret;
  707. }
  708. return ret;
  709. }
  710. static int _sde_kms_splash_mem_put(struct sde_kms *sde_kms,
  711. struct sde_splash_mem *splash)
  712. {
  713. struct msm_mmu *mmu = NULL;
  714. int rc = 0;
  715. if (!sde_kms || !sde_kms->aspace[0] || !sde_kms->aspace[0]->mmu) {
  716. SDE_ERROR("invalid params\n");
  717. return -EINVAL;
  718. }
  719. mmu = sde_kms->aspace[0]->mmu;
  720. if (!splash || !splash->ref_cnt ||
  721. !mmu || !mmu->funcs || !mmu->funcs->one_to_one_unmap)
  722. return -EINVAL;
  723. splash->ref_cnt--;
  724. SDE_DEBUG("splash base:%lx refcnt:%d\n",
  725. splash->splash_buf_base, splash->ref_cnt);
  726. if (!splash->ref_cnt) {
  727. mmu->funcs->one_to_one_unmap(mmu, splash->splash_buf_base,
  728. splash->splash_buf_size);
  729. rc = _sde_kms_release_splash_buffer(splash->splash_buf_base,
  730. splash->splash_buf_size, splash->ramdump_base,
  731. splash->ramdump_size);
  732. splash->splash_buf_base = 0;
  733. splash->splash_buf_size = 0;
  734. }
  735. return rc;
  736. }
  737. static int _sde_kms_unmap_all_splash_regions(struct sde_kms *sde_kms)
  738. {
  739. int i = 0;
  740. int ret = 0;
  741. if (!sde_kms || !sde_kms->splash_data.num_splash_regions)
  742. return -EINVAL;
  743. for (i = 0; i < sde_kms->splash_data.num_splash_displays; i++) {
  744. ret = _sde_kms_splash_mem_put(sde_kms,
  745. sde_kms->splash_data.splash_display[i].splash);
  746. if (ret)
  747. return ret;
  748. }
  749. return ret;
  750. }
  751. static int _sde_kms_get_blank(struct drm_crtc_state *crtc_state,
  752. struct drm_connector_state *conn_state)
  753. {
  754. int lp_mode, blank;
  755. if (crtc_state->active)
  756. lp_mode = sde_connector_get_property(conn_state,
  757. CONNECTOR_PROP_LP);
  758. else
  759. lp_mode = SDE_MODE_DPMS_OFF;
  760. switch (lp_mode) {
  761. case SDE_MODE_DPMS_ON:
  762. blank = DRM_PANEL_BLANK_UNBLANK;
  763. break;
  764. case SDE_MODE_DPMS_LP1:
  765. case SDE_MODE_DPMS_LP2:
  766. blank = DRM_PANEL_BLANK_LP;
  767. break;
  768. case SDE_MODE_DPMS_OFF:
  769. default:
  770. blank = DRM_PANEL_BLANK_POWERDOWN;
  771. break;
  772. }
  773. return blank;
  774. }
  775. static void _sde_kms_drm_check_dpms(struct drm_atomic_state *old_state,
  776. unsigned long event)
  777. {
  778. struct drm_connector *connector;
  779. struct drm_connector_state *old_conn_state;
  780. struct drm_crtc_state *old_crtc_state;
  781. struct drm_crtc *crtc;
  782. int i, old_mode, new_mode, old_fps, new_fps;
  783. for_each_old_connector_in_state(old_state, connector,
  784. old_conn_state, i) {
  785. crtc = connector->state->crtc ? connector->state->crtc :
  786. old_conn_state->crtc;
  787. if (!crtc)
  788. continue;
  789. new_fps = crtc->state->mode.vrefresh;
  790. new_mode = _sde_kms_get_blank(crtc->state, connector->state);
  791. if (old_conn_state->crtc) {
  792. old_crtc_state = drm_atomic_get_existing_crtc_state(
  793. old_state, old_conn_state->crtc);
  794. old_fps = old_crtc_state->mode.vrefresh;
  795. old_mode = _sde_kms_get_blank(old_crtc_state,
  796. old_conn_state);
  797. } else {
  798. old_fps = 0;
  799. old_mode = DRM_PANEL_BLANK_POWERDOWN;
  800. }
  801. if ((old_mode != new_mode) || (old_fps != new_fps)) {
  802. struct drm_panel_notifier notifier_data;
  803. SDE_EVT32(old_mode, new_mode, old_fps, new_fps,
  804. connector->panel, crtc->state->active,
  805. old_conn_state->crtc, event);
  806. pr_debug("change detected (power mode %d->%d, fps %d->%d)\n",
  807. old_mode, new_mode, old_fps, new_fps);
  808. /* If suspend resume and fps change are happening
  809. * at the same time, give preference to power mode
  810. * changes rather than fps change.
  811. */
  812. if ((old_mode == new_mode) && (old_fps != new_fps))
  813. new_mode = DRM_PANEL_BLANK_FPS_CHANGE;
  814. notifier_data.data = &new_mode;
  815. notifier_data.refresh_rate = new_fps;
  816. notifier_data.id = connector->base.id;
  817. if (connector->panel)
  818. drm_panel_notifier_call_chain(connector->panel,
  819. event, &notifier_data);
  820. }
  821. }
  822. }
  823. static struct drm_crtc *sde_kms_vm_get_vm_crtc(
  824. struct drm_atomic_state *state)
  825. {
  826. int i;
  827. enum sde_crtc_vm_req vm_req = VM_REQ_NONE;
  828. struct drm_crtc *crtc, *vm_crtc = NULL;
  829. struct drm_crtc_state *new_cstate, *old_cstate;
  830. struct sde_crtc_state *vm_cstate;
  831. for_each_oldnew_crtc_in_state(state, crtc, old_cstate, new_cstate, i) {
  832. if (!new_cstate->active && !old_cstate->active)
  833. continue;
  834. vm_cstate = to_sde_crtc_state(new_cstate);
  835. vm_req = sde_crtc_get_property(vm_cstate,
  836. CRTC_PROP_VM_REQ_STATE);
  837. if (vm_req != VM_REQ_NONE) {
  838. SDE_DEBUG("valid vm request:%d found on crtc-%d\n",
  839. vm_req, crtc->base.id);
  840. vm_crtc = crtc;
  841. break;
  842. }
  843. }
  844. return vm_crtc;
  845. }
  846. int sde_kms_vm_primary_prepare_commit(struct sde_kms *sde_kms,
  847. struct drm_atomic_state *state)
  848. {
  849. struct drm_device *ddev;
  850. struct drm_crtc *crtc;
  851. struct drm_crtc_state *new_cstate;
  852. struct drm_encoder *encoder;
  853. struct drm_connector *connector;
  854. struct sde_vm_ops *vm_ops;
  855. struct sde_crtc_state *cstate;
  856. enum sde_crtc_vm_req vm_req;
  857. int rc = 0;
  858. ddev = sde_kms->dev;
  859. vm_ops = sde_vm_get_ops(sde_kms);
  860. if (!vm_ops)
  861. return -EINVAL;
  862. crtc = sde_kms_vm_get_vm_crtc(state);
  863. if (!crtc)
  864. return 0;
  865. new_cstate = drm_atomic_get_new_crtc_state(state, crtc);
  866. cstate = to_sde_crtc_state(new_cstate);
  867. vm_req = sde_crtc_get_property(cstate, CRTC_PROP_VM_REQ_STATE);
  868. if (vm_req != VM_REQ_ACQUIRE)
  869. return 0;
  870. /* enable MDSS irq line */
  871. sde_irq_update(&sde_kms->base, true);
  872. /* clear the stale IRQ status bits */
  873. if (sde_kms->hw_intr && sde_kms->hw_intr->ops.clear_all_irqs)
  874. sde_kms->hw_intr->ops.clear_all_irqs(sde_kms->hw_intr);
  875. /* enable the display path IRQ's */
  876. drm_for_each_encoder_mask(encoder, crtc->dev,
  877. crtc->state->encoder_mask) {
  878. if (sde_encoder_in_clone_mode(encoder))
  879. continue;
  880. sde_encoder_irq_control(encoder, true);
  881. }
  882. /* Schedule ESD work */
  883. list_for_each_entry(connector, &ddev->mode_config.connector_list, head)
  884. if (drm_connector_mask(connector) & crtc->state->connector_mask)
  885. sde_connector_schedule_status_work(connector, true);
  886. /* enable vblank events */
  887. drm_crtc_vblank_on(crtc);
  888. /* handle non-SDE pre_acquire */
  889. if (vm_ops->vm_client_post_acquire)
  890. rc = vm_ops->vm_client_post_acquire(sde_kms);
  891. return rc;
  892. }
  893. int sde_kms_vm_trusted_prepare_commit(struct sde_kms *sde_kms,
  894. struct drm_atomic_state *state)
  895. {
  896. struct drm_device *ddev;
  897. struct drm_plane *plane;
  898. struct drm_crtc *crtc;
  899. struct drm_crtc_state *new_cstate;
  900. struct sde_crtc_state *cstate;
  901. enum sde_crtc_vm_req vm_req;
  902. ddev = sde_kms->dev;
  903. crtc = sde_kms_vm_get_vm_crtc(state);
  904. if (!crtc)
  905. return 0;
  906. new_cstate = drm_atomic_get_new_crtc_state(state, crtc);
  907. cstate = to_sde_crtc_state(new_cstate);
  908. vm_req = sde_crtc_get_property(cstate, CRTC_PROP_VM_REQ_STATE);
  909. if (vm_req != VM_REQ_ACQUIRE)
  910. return 0;
  911. /* Clear the stale IRQ status bits */
  912. if (sde_kms->hw_intr && sde_kms->hw_intr->ops.clear_all_irqs)
  913. sde_kms->hw_intr->ops.clear_all_irqs(sde_kms->hw_intr);
  914. /* Program the SID's for the trusted VM */
  915. list_for_each_entry(plane, &ddev->mode_config.plane_list, head)
  916. sde_plane_set_sid(plane, 1);
  917. sde_hw_set_lutdma_sid(sde_kms->hw_sid, 1);
  918. return 0;
  919. }
  920. static void sde_kms_prepare_commit(struct msm_kms *kms,
  921. struct drm_atomic_state *state)
  922. {
  923. struct sde_kms *sde_kms;
  924. struct msm_drm_private *priv;
  925. struct drm_device *dev;
  926. struct drm_encoder *encoder;
  927. struct drm_crtc *crtc;
  928. struct drm_crtc_state *crtc_state;
  929. struct sde_vm_ops *vm_ops;
  930. int i, rc;
  931. if (!kms)
  932. return;
  933. sde_kms = to_sde_kms(kms);
  934. dev = sde_kms->dev;
  935. if (!dev || !dev->dev_private)
  936. return;
  937. priv = dev->dev_private;
  938. SDE_ATRACE_BEGIN("prepare_commit");
  939. rc = pm_runtime_get_sync(sde_kms->dev->dev);
  940. if (rc < 0) {
  941. SDE_ERROR("failed to enable power resources %d\n", rc);
  942. SDE_EVT32(rc, SDE_EVTLOG_ERROR);
  943. goto end;
  944. }
  945. if (sde_kms->first_kickoff) {
  946. sde_power_scale_reg_bus(&priv->phandle, VOTE_INDEX_HIGH, false);
  947. sde_kms->first_kickoff = false;
  948. }
  949. for_each_old_crtc_in_state(state, crtc, crtc_state, i) {
  950. list_for_each_entry(encoder, &dev->mode_config.encoder_list,
  951. head) {
  952. if (encoder->crtc != crtc)
  953. continue;
  954. if (sde_encoder_prepare_commit(encoder) == -ETIMEDOUT) {
  955. SDE_ERROR("crtc:%d, initiating hw reset\n",
  956. DRMID(crtc));
  957. sde_encoder_needs_hw_reset(encoder);
  958. sde_crtc_set_needs_hw_reset(crtc);
  959. }
  960. }
  961. }
  962. /*
  963. * NOTE: for secure use cases we want to apply the new HW
  964. * configuration only after completing preparation for secure
  965. * transitions prepare below if any transtions is required.
  966. */
  967. sde_kms_prepare_secure_transition(kms, state);
  968. vm_ops = sde_vm_get_ops(sde_kms);
  969. if (!vm_ops)
  970. goto end_vm;
  971. if (vm_ops->vm_prepare_commit)
  972. vm_ops->vm_prepare_commit(sde_kms, state);
  973. end_vm:
  974. _sde_kms_drm_check_dpms(state, DRM_PANEL_EARLY_EVENT_BLANK);
  975. end:
  976. SDE_ATRACE_END("prepare_commit");
  977. }
  978. static void sde_kms_commit(struct msm_kms *kms,
  979. struct drm_atomic_state *old_state)
  980. {
  981. struct sde_kms *sde_kms;
  982. struct drm_crtc *crtc;
  983. struct drm_crtc_state *old_crtc_state;
  984. int i;
  985. if (!kms || !old_state)
  986. return;
  987. sde_kms = to_sde_kms(kms);
  988. if (!sde_kms_power_resource_is_enabled(sde_kms->dev)) {
  989. SDE_ERROR("power resource is not enabled\n");
  990. return;
  991. }
  992. SDE_ATRACE_BEGIN("sde_kms_commit");
  993. for_each_old_crtc_in_state(old_state, crtc, old_crtc_state, i) {
  994. if (crtc->state->active) {
  995. SDE_EVT32(DRMID(crtc), old_state);
  996. sde_crtc_commit_kickoff(crtc, old_crtc_state);
  997. }
  998. }
  999. SDE_ATRACE_END("sde_kms_commit");
  1000. }
  1001. static void _sde_kms_free_splash_display_data(struct sde_kms *sde_kms,
  1002. struct sde_splash_display *splash_display)
  1003. {
  1004. if (!sde_kms || !splash_display ||
  1005. !sde_kms->splash_data.num_splash_displays)
  1006. return;
  1007. if (sde_kms->splash_data.num_splash_regions)
  1008. _sde_kms_splash_mem_put(sde_kms, splash_display->splash);
  1009. sde_kms->splash_data.num_splash_displays--;
  1010. SDE_DEBUG("cont_splash handoff done, remaining:%d\n",
  1011. sde_kms->splash_data.num_splash_displays);
  1012. memset(splash_display, 0x0, sizeof(struct sde_splash_display));
  1013. }
  1014. static void _sde_kms_release_splash_resource(struct sde_kms *sde_kms,
  1015. struct drm_crtc *crtc)
  1016. {
  1017. struct msm_drm_private *priv;
  1018. struct sde_splash_display *splash_display;
  1019. int i;
  1020. if (!sde_kms || !crtc)
  1021. return;
  1022. priv = sde_kms->dev->dev_private;
  1023. if (!crtc->state->active || !sde_kms->splash_data.num_splash_displays)
  1024. return;
  1025. SDE_EVT32(DRMID(crtc), crtc->state->active,
  1026. sde_kms->splash_data.num_splash_displays);
  1027. for (i = 0; i < MAX_DSI_DISPLAYS; i++) {
  1028. splash_display = &sde_kms->splash_data.splash_display[i];
  1029. if (splash_display->encoder &&
  1030. crtc == splash_display->encoder->crtc)
  1031. break;
  1032. }
  1033. if (i >= MAX_DSI_DISPLAYS)
  1034. return;
  1035. if (splash_display->cont_splash_enabled) {
  1036. sde_encoder_update_caps_for_cont_splash(splash_display->encoder,
  1037. splash_display, false);
  1038. _sde_kms_free_splash_display_data(sde_kms, splash_display);
  1039. }
  1040. /* remove the votes if all displays are done with splash */
  1041. if (!sde_kms->splash_data.num_splash_displays) {
  1042. for (i = 0; i < SDE_POWER_HANDLE_DBUS_ID_MAX; i++)
  1043. sde_power_data_bus_set_quota(&priv->phandle, i,
  1044. SDE_POWER_HANDLE_ENABLE_BUS_AB_QUOTA,
  1045. SDE_POWER_HANDLE_ENABLE_BUS_IB_QUOTA);
  1046. pm_runtime_put_sync(sde_kms->dev->dev);
  1047. }
  1048. }
  1049. int sde_kms_vm_trusted_post_commit(struct sde_kms *sde_kms,
  1050. struct drm_atomic_state *state)
  1051. {
  1052. struct sde_vm_ops *vm_ops;
  1053. struct drm_device *ddev;
  1054. struct drm_crtc *crtc;
  1055. struct drm_plane *plane;
  1056. struct drm_encoder *encoder;
  1057. struct sde_crtc_state *cstate;
  1058. struct drm_crtc_state *new_cstate;
  1059. enum sde_crtc_vm_req vm_req;
  1060. int rc = 0;
  1061. if (!sde_kms || !sde_vm_is_enabled(sde_kms))
  1062. return -EINVAL;
  1063. vm_ops = sde_vm_get_ops(sde_kms);
  1064. ddev = sde_kms->dev;
  1065. crtc = sde_kms_vm_get_vm_crtc(state);
  1066. if (!crtc)
  1067. return 0;
  1068. new_cstate = drm_atomic_get_new_crtc_state(state, crtc);
  1069. cstate = to_sde_crtc_state(new_cstate);
  1070. vm_req = sde_crtc_get_property(cstate, CRTC_PROP_VM_REQ_STATE);
  1071. if (vm_req != VM_REQ_RELEASE)
  1072. return 0;
  1073. /* if vm_req is enabled, once CRTC on the commit is guaranteed */
  1074. sde_kms_wait_for_frame_transfer_complete(&sde_kms->base, crtc);
  1075. drm_for_each_encoder_mask(encoder, crtc->dev,
  1076. crtc->state->encoder_mask) {
  1077. if (sde_encoder_in_clone_mode(encoder))
  1078. continue;
  1079. sde_encoder_irq_control(encoder, false);
  1080. }
  1081. list_for_each_entry(plane, &ddev->mode_config.plane_list, head)
  1082. sde_plane_set_sid(plane, 0);
  1083. sde_hw_set_lutdma_sid(sde_kms->hw_sid, 0);
  1084. sde_vm_lock(sde_kms);
  1085. if (vm_ops->vm_release)
  1086. rc = vm_ops->vm_release(sde_kms);
  1087. sde_vm_unlock(sde_kms);
  1088. return rc;
  1089. }
  1090. int sde_kms_vm_pre_release(struct sde_kms *sde_kms,
  1091. struct drm_atomic_state *state)
  1092. {
  1093. struct drm_device *ddev;
  1094. struct drm_crtc *crtc;
  1095. struct drm_encoder *encoder;
  1096. struct drm_connector *connector;
  1097. int rc = 0;
  1098. ddev = sde_kms->dev;
  1099. crtc = sde_kms_vm_get_vm_crtc(state);
  1100. if (!crtc)
  1101. return 0;
  1102. /* if vm_req is enabled, once CRTC on the commit is guaranteed */
  1103. sde_kms_wait_for_frame_transfer_complete(&sde_kms->base, crtc);
  1104. /* disable ESD work */
  1105. list_for_each_entry(connector,
  1106. &ddev->mode_config.connector_list, head) {
  1107. if (drm_connector_mask(connector) & crtc->state->connector_mask)
  1108. sde_connector_schedule_status_work(connector, false);
  1109. }
  1110. /* disable SDE irq's */
  1111. drm_for_each_encoder_mask(encoder, crtc->dev,
  1112. crtc->state->encoder_mask) {
  1113. if (sde_encoder_in_clone_mode(encoder))
  1114. continue;
  1115. sde_encoder_irq_control(encoder, false);
  1116. }
  1117. /* disable IRQ line */
  1118. sde_irq_update(&sde_kms->base, false);
  1119. /* disable vblank events */
  1120. drm_crtc_vblank_off(crtc);
  1121. return rc;
  1122. }
  1123. int sde_kms_vm_primary_post_commit(struct sde_kms *sde_kms,
  1124. struct drm_atomic_state *state)
  1125. {
  1126. struct sde_vm_ops *vm_ops;
  1127. struct sde_crtc_state *cstate;
  1128. struct drm_crtc *crtc;
  1129. struct drm_crtc_state *new_cstate;
  1130. enum sde_crtc_vm_req vm_req;
  1131. int rc = 0;
  1132. if (!sde_kms || !sde_vm_is_enabled(sde_kms))
  1133. return -EINVAL;
  1134. vm_ops = sde_vm_get_ops(sde_kms);
  1135. crtc = sde_kms_vm_get_vm_crtc(state);
  1136. if (!crtc)
  1137. return 0;
  1138. new_cstate = drm_atomic_get_new_crtc_state(state, crtc);
  1139. cstate = to_sde_crtc_state(new_cstate);
  1140. vm_req = sde_crtc_get_property(cstate, CRTC_PROP_VM_REQ_STATE);
  1141. if (vm_req != VM_REQ_RELEASE)
  1142. return 0;
  1143. /* handle SDE pre-release */
  1144. rc = sde_kms_vm_pre_release(sde_kms, state);
  1145. if (rc) {
  1146. SDE_ERROR("sde vm pre_release failed, rc=%d\n", rc);
  1147. goto exit;
  1148. }
  1149. /* properly handoff color processing features */
  1150. sde_cp_crtc_vm_primary_handoff(crtc);
  1151. /* handle non-SDE clients pre-release */
  1152. if (vm_ops->vm_client_pre_release) {
  1153. rc = vm_ops->vm_client_pre_release(sde_kms);
  1154. if (rc) {
  1155. SDE_ERROR("sde vm client pre_release failed, rc=%d\n",
  1156. rc);
  1157. goto exit;
  1158. }
  1159. }
  1160. sde_vm_lock(sde_kms);
  1161. /* release HW */
  1162. if (vm_ops->vm_release) {
  1163. rc = vm_ops->vm_release(sde_kms);
  1164. if (rc)
  1165. SDE_ERROR("sde vm assign failed, rc=%d\n", rc);
  1166. }
  1167. sde_vm_unlock(sde_kms);
  1168. exit:
  1169. return rc;
  1170. }
  1171. static void sde_kms_complete_commit(struct msm_kms *kms,
  1172. struct drm_atomic_state *old_state)
  1173. {
  1174. struct sde_kms *sde_kms;
  1175. struct msm_drm_private *priv;
  1176. struct drm_crtc *crtc;
  1177. struct drm_crtc_state *old_crtc_state;
  1178. struct drm_connector *connector;
  1179. struct drm_connector_state *old_conn_state;
  1180. struct msm_display_conn_params params;
  1181. struct sde_vm_ops *vm_ops;
  1182. int i, rc = 0;
  1183. if (!kms || !old_state)
  1184. return;
  1185. sde_kms = to_sde_kms(kms);
  1186. if (!sde_kms->dev || !sde_kms->dev->dev_private)
  1187. return;
  1188. priv = sde_kms->dev->dev_private;
  1189. if (sde_kms_power_resource_is_enabled(sde_kms->dev) < 0) {
  1190. SDE_ERROR("power resource is not enabled\n");
  1191. return;
  1192. }
  1193. SDE_ATRACE_BEGIN("sde_kms_complete_commit");
  1194. for_each_old_crtc_in_state(old_state, crtc, old_crtc_state, i) {
  1195. sde_crtc_complete_commit(crtc, old_crtc_state);
  1196. /* complete secure transitions if any */
  1197. if (sde_kms->smmu_state.transition_type == POST_COMMIT)
  1198. _sde_kms_secure_ctrl(sde_kms, crtc, true);
  1199. }
  1200. for_each_old_connector_in_state(old_state, connector,
  1201. old_conn_state, i) {
  1202. struct sde_connector *c_conn;
  1203. c_conn = to_sde_connector(connector);
  1204. if (!c_conn->ops.post_kickoff)
  1205. continue;
  1206. memset(&params, 0, sizeof(params));
  1207. sde_connector_complete_qsync_commit(connector, &params);
  1208. rc = c_conn->ops.post_kickoff(connector, &params);
  1209. if (rc) {
  1210. pr_err("Connector Post kickoff failed rc=%d\n",
  1211. rc);
  1212. }
  1213. }
  1214. vm_ops = sde_vm_get_ops(sde_kms);
  1215. if (vm_ops && vm_ops->vm_post_commit) {
  1216. rc = vm_ops->vm_post_commit(sde_kms, old_state);
  1217. if (rc)
  1218. SDE_ERROR("vm post commit failed, rc = %d\n",
  1219. rc);
  1220. }
  1221. _sde_kms_drm_check_dpms(old_state, DRM_PANEL_EVENT_BLANK);
  1222. pm_runtime_put_sync(sde_kms->dev->dev);
  1223. for_each_old_crtc_in_state(old_state, crtc, old_crtc_state, i)
  1224. _sde_kms_release_splash_resource(sde_kms, crtc);
  1225. SDE_EVT32_VERBOSE(SDE_EVTLOG_FUNC_EXIT);
  1226. SDE_ATRACE_END("sde_kms_complete_commit");
  1227. }
  1228. static void sde_kms_wait_for_commit_done(struct msm_kms *kms,
  1229. struct drm_crtc *crtc)
  1230. {
  1231. struct drm_encoder *encoder;
  1232. struct drm_device *dev;
  1233. int ret;
  1234. bool cwb_disabling;
  1235. if (!kms || !crtc || !crtc->state) {
  1236. SDE_ERROR("invalid params\n");
  1237. return;
  1238. }
  1239. dev = crtc->dev;
  1240. if (!crtc->state->enable) {
  1241. SDE_DEBUG("[crtc:%d] not enable\n", crtc->base.id);
  1242. return;
  1243. }
  1244. if (!crtc->state->active) {
  1245. SDE_DEBUG("[crtc:%d] not active\n", crtc->base.id);
  1246. return;
  1247. }
  1248. if (!sde_kms_power_resource_is_enabled(crtc->dev)) {
  1249. SDE_ERROR("power resource is not enabled\n");
  1250. return;
  1251. }
  1252. SDE_ATRACE_BEGIN("sde_kms_wait_for_commit_done");
  1253. list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
  1254. cwb_disabling = false;
  1255. if (encoder->crtc != crtc) {
  1256. cwb_disabling = sde_encoder_is_cwb_disabling(encoder,
  1257. crtc);
  1258. if (!cwb_disabling)
  1259. continue;
  1260. }
  1261. /*
  1262. * Wait for post-flush if necessary to delay before
  1263. * plane_cleanup. For example, wait for vsync in case of video
  1264. * mode panels. This may be a no-op for command mode panels.
  1265. */
  1266. SDE_EVT32_VERBOSE(DRMID(crtc));
  1267. ret = sde_encoder_wait_for_event(encoder, MSM_ENC_COMMIT_DONE);
  1268. if (ret && ret != -EWOULDBLOCK) {
  1269. SDE_ERROR("wait for commit done returned %d\n", ret);
  1270. sde_crtc_request_frame_reset(crtc);
  1271. break;
  1272. }
  1273. sde_crtc_complete_flip(crtc, NULL);
  1274. if (cwb_disabling)
  1275. sde_encoder_virt_reset(encoder);
  1276. }
  1277. sde_crtc_static_cache_read_kickoff(crtc);
  1278. SDE_ATRACE_END("sde_ksm_wait_for_commit_done");
  1279. }
  1280. static void sde_kms_prepare_fence(struct msm_kms *kms,
  1281. struct drm_atomic_state *old_state)
  1282. {
  1283. struct drm_crtc *crtc;
  1284. struct drm_crtc_state *old_crtc_state;
  1285. int i, rc;
  1286. if (!kms || !old_state || !old_state->dev || !old_state->acquire_ctx) {
  1287. SDE_ERROR("invalid argument(s)\n");
  1288. return;
  1289. }
  1290. SDE_ATRACE_BEGIN("sde_kms_prepare_fence");
  1291. retry:
  1292. /* attempt to acquire ww mutex for connection */
  1293. rc = drm_modeset_lock(&old_state->dev->mode_config.connection_mutex,
  1294. old_state->acquire_ctx);
  1295. if (rc == -EDEADLK) {
  1296. drm_modeset_backoff(old_state->acquire_ctx);
  1297. goto retry;
  1298. }
  1299. /* old_state actually contains updated crtc pointers */
  1300. for_each_old_crtc_in_state(old_state, crtc, old_crtc_state, i) {
  1301. if (crtc->state->active || crtc->state->active_changed)
  1302. sde_crtc_prepare_commit(crtc, old_crtc_state);
  1303. }
  1304. SDE_ATRACE_END("sde_kms_prepare_fence");
  1305. }
  1306. /**
  1307. * _sde_kms_get_displays - query for underlying display handles and cache them
  1308. * @sde_kms: Pointer to sde kms structure
  1309. * Returns: Zero on success
  1310. */
  1311. static int _sde_kms_get_displays(struct sde_kms *sde_kms)
  1312. {
  1313. int rc = -ENOMEM;
  1314. if (!sde_kms) {
  1315. SDE_ERROR("invalid sde kms\n");
  1316. return -EINVAL;
  1317. }
  1318. /* dsi */
  1319. sde_kms->dsi_displays = NULL;
  1320. sde_kms->dsi_display_count = dsi_display_get_num_of_displays();
  1321. if (sde_kms->dsi_display_count) {
  1322. sde_kms->dsi_displays = kcalloc(sde_kms->dsi_display_count,
  1323. sizeof(void *),
  1324. GFP_KERNEL);
  1325. if (!sde_kms->dsi_displays) {
  1326. SDE_ERROR("failed to allocate dsi displays\n");
  1327. goto exit_deinit_dsi;
  1328. }
  1329. sde_kms->dsi_display_count =
  1330. dsi_display_get_active_displays(sde_kms->dsi_displays,
  1331. sde_kms->dsi_display_count);
  1332. }
  1333. /* wb */
  1334. sde_kms->wb_displays = NULL;
  1335. sde_kms->wb_display_count = sde_wb_get_num_of_displays();
  1336. if (sde_kms->wb_display_count) {
  1337. sde_kms->wb_displays = kcalloc(sde_kms->wb_display_count,
  1338. sizeof(void *),
  1339. GFP_KERNEL);
  1340. if (!sde_kms->wb_displays) {
  1341. SDE_ERROR("failed to allocate wb displays\n");
  1342. goto exit_deinit_wb;
  1343. }
  1344. sde_kms->wb_display_count =
  1345. wb_display_get_displays(sde_kms->wb_displays,
  1346. sde_kms->wb_display_count);
  1347. }
  1348. /* dp */
  1349. sde_kms->dp_displays = NULL;
  1350. sde_kms->dp_display_count = dp_display_get_num_of_displays();
  1351. if (sde_kms->dp_display_count) {
  1352. sde_kms->dp_displays = kcalloc(sde_kms->dp_display_count,
  1353. sizeof(void *), GFP_KERNEL);
  1354. if (!sde_kms->dp_displays) {
  1355. SDE_ERROR("failed to allocate dp displays\n");
  1356. goto exit_deinit_dp;
  1357. }
  1358. sde_kms->dp_display_count =
  1359. dp_display_get_displays(sde_kms->dp_displays,
  1360. sde_kms->dp_display_count);
  1361. sde_kms->dp_stream_count = dp_display_get_num_of_streams();
  1362. }
  1363. return 0;
  1364. exit_deinit_dp:
  1365. kfree(sde_kms->dp_displays);
  1366. sde_kms->dp_stream_count = 0;
  1367. sde_kms->dp_display_count = 0;
  1368. sde_kms->dp_displays = NULL;
  1369. exit_deinit_wb:
  1370. kfree(sde_kms->wb_displays);
  1371. sde_kms->wb_display_count = 0;
  1372. sde_kms->wb_displays = NULL;
  1373. exit_deinit_dsi:
  1374. kfree(sde_kms->dsi_displays);
  1375. sde_kms->dsi_display_count = 0;
  1376. sde_kms->dsi_displays = NULL;
  1377. return rc;
  1378. }
  1379. /**
  1380. * _sde_kms_release_displays - release cache of underlying display handles
  1381. * @sde_kms: Pointer to sde kms structure
  1382. */
  1383. static void _sde_kms_release_displays(struct sde_kms *sde_kms)
  1384. {
  1385. if (!sde_kms) {
  1386. SDE_ERROR("invalid sde kms\n");
  1387. return;
  1388. }
  1389. kfree(sde_kms->wb_displays);
  1390. sde_kms->wb_displays = NULL;
  1391. sde_kms->wb_display_count = 0;
  1392. kfree(sde_kms->dsi_displays);
  1393. sde_kms->dsi_displays = NULL;
  1394. sde_kms->dsi_display_count = 0;
  1395. }
  1396. /**
  1397. * _sde_kms_setup_displays - create encoders, bridges and connectors
  1398. * for underlying displays
  1399. * @dev: Pointer to drm device structure
  1400. * @priv: Pointer to private drm device data
  1401. * @sde_kms: Pointer to sde kms structure
  1402. * Returns: Zero on success
  1403. */
  1404. static int _sde_kms_setup_displays(struct drm_device *dev,
  1405. struct msm_drm_private *priv,
  1406. struct sde_kms *sde_kms)
  1407. {
  1408. static const struct sde_connector_ops dsi_ops = {
  1409. .set_info_blob = dsi_conn_set_info_blob,
  1410. .detect = dsi_conn_detect,
  1411. .get_modes = dsi_connector_get_modes,
  1412. .pre_destroy = dsi_connector_put_modes,
  1413. .mode_valid = dsi_conn_mode_valid,
  1414. .get_info = dsi_display_get_info,
  1415. .set_backlight = dsi_display_set_backlight,
  1416. .soft_reset = dsi_display_soft_reset,
  1417. .pre_kickoff = dsi_conn_pre_kickoff,
  1418. .clk_ctrl = dsi_display_clk_ctrl,
  1419. .set_power = dsi_display_set_power,
  1420. .get_mode_info = dsi_conn_get_mode_info,
  1421. .get_dst_format = dsi_display_get_dst_format,
  1422. .post_kickoff = dsi_conn_post_kickoff,
  1423. .check_status = dsi_display_check_status,
  1424. .enable_event = dsi_conn_enable_event,
  1425. .cmd_transfer = dsi_display_cmd_transfer,
  1426. .cont_splash_config = dsi_display_cont_splash_config,
  1427. .cont_splash_res_disable = dsi_display_cont_splash_res_disable,
  1428. .get_panel_vfp = dsi_display_get_panel_vfp,
  1429. .get_default_lms = dsi_display_get_default_lms,
  1430. .cmd_receive = dsi_display_cmd_receive,
  1431. .install_properties = NULL,
  1432. .set_allowed_mode_switch = dsi_conn_set_allowed_mode_switch,
  1433. .get_qsync_min_fps = dsi_display_get_qsync_min_fps,
  1434. };
  1435. static const struct sde_connector_ops wb_ops = {
  1436. .post_init = sde_wb_connector_post_init,
  1437. .set_info_blob = sde_wb_connector_set_info_blob,
  1438. .detect = sde_wb_connector_detect,
  1439. .get_modes = sde_wb_connector_get_modes,
  1440. .set_property = sde_wb_connector_set_property,
  1441. .get_info = sde_wb_get_info,
  1442. .soft_reset = NULL,
  1443. .get_mode_info = sde_wb_get_mode_info,
  1444. .get_dst_format = NULL,
  1445. .check_status = NULL,
  1446. .cmd_transfer = NULL,
  1447. .cont_splash_config = NULL,
  1448. .cont_splash_res_disable = NULL,
  1449. .get_panel_vfp = NULL,
  1450. .cmd_receive = NULL,
  1451. .install_properties = NULL,
  1452. .set_allowed_mode_switch = NULL,
  1453. };
  1454. static const struct sde_connector_ops dp_ops = {
  1455. .post_init = dp_connector_post_init,
  1456. .detect = dp_connector_detect,
  1457. .get_modes = dp_connector_get_modes,
  1458. .atomic_check = dp_connector_atomic_check,
  1459. .mode_valid = dp_connector_mode_valid,
  1460. .get_info = dp_connector_get_info,
  1461. .get_mode_info = dp_connector_get_mode_info,
  1462. .post_open = dp_connector_post_open,
  1463. .check_status = NULL,
  1464. .set_colorspace = dp_connector_set_colorspace,
  1465. .config_hdr = dp_connector_config_hdr,
  1466. .cmd_transfer = NULL,
  1467. .cont_splash_config = NULL,
  1468. .cont_splash_res_disable = NULL,
  1469. .get_panel_vfp = NULL,
  1470. .update_pps = dp_connector_update_pps,
  1471. .cmd_receive = NULL,
  1472. .install_properties = dp_connector_install_properties,
  1473. .set_allowed_mode_switch = NULL,
  1474. };
  1475. struct msm_display_info info;
  1476. struct drm_encoder *encoder;
  1477. void *display, *connector;
  1478. int i, max_encoders;
  1479. int rc = 0;
  1480. u32 dsc_count = 0, mixer_count = 0;
  1481. u32 max_dp_dsc_count, max_dp_mixer_count;
  1482. if (!dev || !priv || !sde_kms) {
  1483. SDE_ERROR("invalid argument(s)\n");
  1484. return -EINVAL;
  1485. }
  1486. max_encoders = sde_kms->dsi_display_count + sde_kms->wb_display_count +
  1487. sde_kms->dp_display_count +
  1488. sde_kms->dp_stream_count;
  1489. if (max_encoders > ARRAY_SIZE(priv->encoders)) {
  1490. max_encoders = ARRAY_SIZE(priv->encoders);
  1491. SDE_ERROR("capping number of displays to %d", max_encoders);
  1492. }
  1493. /* wb */
  1494. for (i = 0; i < sde_kms->wb_display_count &&
  1495. priv->num_encoders < max_encoders; ++i) {
  1496. display = sde_kms->wb_displays[i];
  1497. encoder = NULL;
  1498. memset(&info, 0x0, sizeof(info));
  1499. rc = sde_wb_get_info(NULL, &info, display);
  1500. if (rc) {
  1501. SDE_ERROR("wb get_info %d failed\n", i);
  1502. continue;
  1503. }
  1504. encoder = sde_encoder_init(dev, &info);
  1505. if (IS_ERR_OR_NULL(encoder)) {
  1506. SDE_ERROR("encoder init failed for wb %d\n", i);
  1507. continue;
  1508. }
  1509. rc = sde_wb_drm_init(display, encoder);
  1510. if (rc) {
  1511. SDE_ERROR("wb bridge %d init failed, %d\n", i, rc);
  1512. sde_encoder_destroy(encoder);
  1513. continue;
  1514. }
  1515. connector = sde_connector_init(dev,
  1516. encoder,
  1517. 0,
  1518. display,
  1519. &wb_ops,
  1520. DRM_CONNECTOR_POLL_HPD,
  1521. DRM_MODE_CONNECTOR_VIRTUAL);
  1522. if (connector) {
  1523. priv->encoders[priv->num_encoders++] = encoder;
  1524. priv->connectors[priv->num_connectors++] = connector;
  1525. } else {
  1526. SDE_ERROR("wb %d connector init failed\n", i);
  1527. sde_wb_drm_deinit(display);
  1528. sde_encoder_destroy(encoder);
  1529. }
  1530. }
  1531. /* dsi */
  1532. for (i = 0; i < sde_kms->dsi_display_count &&
  1533. priv->num_encoders < max_encoders; ++i) {
  1534. display = sde_kms->dsi_displays[i];
  1535. encoder = NULL;
  1536. memset(&info, 0x0, sizeof(info));
  1537. rc = dsi_display_get_info(NULL, &info, display);
  1538. if (rc) {
  1539. SDE_ERROR("dsi get_info %d failed\n", i);
  1540. continue;
  1541. }
  1542. encoder = sde_encoder_init(dev, &info);
  1543. if (IS_ERR_OR_NULL(encoder)) {
  1544. SDE_ERROR("encoder init failed for dsi %d\n", i);
  1545. continue;
  1546. }
  1547. rc = dsi_display_drm_bridge_init(display, encoder);
  1548. if (rc) {
  1549. SDE_ERROR("dsi bridge %d init failed, %d\n", i, rc);
  1550. sde_encoder_destroy(encoder);
  1551. continue;
  1552. }
  1553. connector = sde_connector_init(dev,
  1554. encoder,
  1555. dsi_display_get_drm_panel(display),
  1556. display,
  1557. &dsi_ops,
  1558. DRM_CONNECTOR_POLL_HPD,
  1559. DRM_MODE_CONNECTOR_DSI);
  1560. if (connector) {
  1561. priv->encoders[priv->num_encoders++] = encoder;
  1562. priv->connectors[priv->num_connectors++] = connector;
  1563. } else {
  1564. SDE_ERROR("dsi %d connector init failed\n", i);
  1565. dsi_display_drm_bridge_deinit(display);
  1566. sde_encoder_destroy(encoder);
  1567. continue;
  1568. }
  1569. rc = dsi_display_drm_ext_bridge_init(display,
  1570. encoder, connector);
  1571. if (rc) {
  1572. SDE_ERROR("dsi %d ext bridge init failed\n", rc);
  1573. dsi_display_drm_bridge_deinit(display);
  1574. sde_connector_destroy(connector);
  1575. sde_encoder_destroy(encoder);
  1576. }
  1577. dsc_count += info.dsc_count;
  1578. mixer_count += info.lm_count;
  1579. }
  1580. max_dp_mixer_count = sde_kms->catalog->mixer_count > mixer_count ?
  1581. sde_kms->catalog->mixer_count - mixer_count : 0;
  1582. max_dp_dsc_count = sde_kms->catalog->dsc_count > dsc_count ?
  1583. sde_kms->catalog->dsc_count - dsc_count : 0;
  1584. /* dp */
  1585. for (i = 0; i < sde_kms->dp_display_count &&
  1586. priv->num_encoders < max_encoders; ++i) {
  1587. int idx;
  1588. display = sde_kms->dp_displays[i];
  1589. encoder = NULL;
  1590. memset(&info, 0x0, sizeof(info));
  1591. rc = dp_connector_get_info(NULL, &info, display);
  1592. if (rc) {
  1593. SDE_ERROR("dp get_info %d failed\n", i);
  1594. continue;
  1595. }
  1596. encoder = sde_encoder_init(dev, &info);
  1597. if (IS_ERR_OR_NULL(encoder)) {
  1598. SDE_ERROR("dp encoder init failed %d\n", i);
  1599. continue;
  1600. }
  1601. rc = dp_drm_bridge_init(display, encoder,
  1602. max_dp_mixer_count, max_dp_dsc_count);
  1603. if (rc) {
  1604. SDE_ERROR("dp bridge %d init failed, %d\n", i, rc);
  1605. sde_encoder_destroy(encoder);
  1606. continue;
  1607. }
  1608. connector = sde_connector_init(dev,
  1609. encoder,
  1610. NULL,
  1611. display,
  1612. &dp_ops,
  1613. DRM_CONNECTOR_POLL_HPD,
  1614. DRM_MODE_CONNECTOR_DisplayPort);
  1615. if (connector) {
  1616. priv->encoders[priv->num_encoders++] = encoder;
  1617. priv->connectors[priv->num_connectors++] = connector;
  1618. } else {
  1619. SDE_ERROR("dp %d connector init failed\n", i);
  1620. dp_drm_bridge_deinit(display);
  1621. sde_encoder_destroy(encoder);
  1622. }
  1623. /* update display cap to MST_MODE for DP MST encoders */
  1624. info.capabilities |= MSM_DISPLAY_CAP_MST_MODE;
  1625. for (idx = 0; idx < sde_kms->dp_stream_count &&
  1626. priv->num_encoders < max_encoders; idx++) {
  1627. info.h_tile_instance[0] = idx;
  1628. encoder = sde_encoder_init(dev, &info);
  1629. if (IS_ERR_OR_NULL(encoder)) {
  1630. SDE_ERROR("dp mst encoder init failed %d\n", i);
  1631. continue;
  1632. }
  1633. rc = dp_mst_drm_bridge_init(display, encoder);
  1634. if (rc) {
  1635. SDE_ERROR("dp mst bridge %d init failed, %d\n",
  1636. i, rc);
  1637. sde_encoder_destroy(encoder);
  1638. continue;
  1639. }
  1640. priv->encoders[priv->num_encoders++] = encoder;
  1641. }
  1642. }
  1643. return 0;
  1644. }
  1645. static void _sde_kms_drm_obj_destroy(struct sde_kms *sde_kms)
  1646. {
  1647. struct msm_drm_private *priv;
  1648. int i;
  1649. if (!sde_kms) {
  1650. SDE_ERROR("invalid sde_kms\n");
  1651. return;
  1652. } else if (!sde_kms->dev) {
  1653. SDE_ERROR("invalid dev\n");
  1654. return;
  1655. } else if (!sde_kms->dev->dev_private) {
  1656. SDE_ERROR("invalid dev_private\n");
  1657. return;
  1658. }
  1659. priv = sde_kms->dev->dev_private;
  1660. for (i = 0; i < priv->num_crtcs; i++)
  1661. priv->crtcs[i]->funcs->destroy(priv->crtcs[i]);
  1662. priv->num_crtcs = 0;
  1663. for (i = 0; i < priv->num_planes; i++)
  1664. priv->planes[i]->funcs->destroy(priv->planes[i]);
  1665. priv->num_planes = 0;
  1666. for (i = 0; i < priv->num_connectors; i++)
  1667. priv->connectors[i]->funcs->destroy(priv->connectors[i]);
  1668. priv->num_connectors = 0;
  1669. for (i = 0; i < priv->num_encoders; i++)
  1670. priv->encoders[i]->funcs->destroy(priv->encoders[i]);
  1671. priv->num_encoders = 0;
  1672. _sde_kms_release_displays(sde_kms);
  1673. }
  1674. static int _sde_kms_drm_obj_init(struct sde_kms *sde_kms)
  1675. {
  1676. struct drm_device *dev;
  1677. struct drm_plane *primary_planes[MAX_PLANES], *plane;
  1678. struct drm_crtc *crtc;
  1679. struct msm_drm_private *priv;
  1680. struct sde_mdss_cfg *catalog;
  1681. int primary_planes_idx = 0, i, ret;
  1682. int max_crtc_count;
  1683. u32 sspp_id[MAX_PLANES];
  1684. u32 master_plane_id[MAX_PLANES];
  1685. u32 num_virt_planes = 0;
  1686. if (!sde_kms || !sde_kms->dev || !sde_kms->dev->dev) {
  1687. SDE_ERROR("invalid sde_kms\n");
  1688. return -EINVAL;
  1689. }
  1690. dev = sde_kms->dev;
  1691. priv = dev->dev_private;
  1692. catalog = sde_kms->catalog;
  1693. ret = sde_core_irq_domain_add(sde_kms);
  1694. if (ret)
  1695. goto fail_irq;
  1696. /*
  1697. * Query for underlying display drivers, and create connectors,
  1698. * bridges and encoders for them.
  1699. */
  1700. if (!_sde_kms_get_displays(sde_kms))
  1701. (void)_sde_kms_setup_displays(dev, priv, sde_kms);
  1702. max_crtc_count = min(catalog->mixer_count, priv->num_encoders);
  1703. /* Create the planes */
  1704. for (i = 0; i < catalog->sspp_count; i++) {
  1705. bool primary = true;
  1706. if (catalog->sspp[i].features & BIT(SDE_SSPP_CURSOR)
  1707. || primary_planes_idx >= max_crtc_count)
  1708. primary = false;
  1709. plane = sde_plane_init(dev, catalog->sspp[i].id, primary,
  1710. (1UL << max_crtc_count) - 1, 0);
  1711. if (IS_ERR(plane)) {
  1712. SDE_ERROR("sde_plane_init failed\n");
  1713. ret = PTR_ERR(plane);
  1714. goto fail;
  1715. }
  1716. priv->planes[priv->num_planes++] = plane;
  1717. if (primary)
  1718. primary_planes[primary_planes_idx++] = plane;
  1719. if (sde_hw_sspp_multirect_enabled(&catalog->sspp[i]) &&
  1720. sde_is_custom_client()) {
  1721. int priority =
  1722. catalog->sspp[i].sblk->smart_dma_priority;
  1723. sspp_id[priority - 1] = catalog->sspp[i].id;
  1724. master_plane_id[priority - 1] = plane->base.id;
  1725. num_virt_planes++;
  1726. }
  1727. }
  1728. /* Initialize smart DMA virtual planes */
  1729. for (i = 0; i < num_virt_planes; i++) {
  1730. plane = sde_plane_init(dev, sspp_id[i], false,
  1731. (1UL << max_crtc_count) - 1, master_plane_id[i]);
  1732. if (IS_ERR(plane)) {
  1733. SDE_ERROR("sde_plane for virtual SSPP init failed\n");
  1734. ret = PTR_ERR(plane);
  1735. goto fail;
  1736. }
  1737. priv->planes[priv->num_planes++] = plane;
  1738. }
  1739. max_crtc_count = min(max_crtc_count, primary_planes_idx);
  1740. /* Create one CRTC per encoder */
  1741. for (i = 0; i < max_crtc_count; i++) {
  1742. crtc = sde_crtc_init(dev, primary_planes[i]);
  1743. if (IS_ERR(crtc)) {
  1744. ret = PTR_ERR(crtc);
  1745. goto fail;
  1746. }
  1747. priv->crtcs[priv->num_crtcs++] = crtc;
  1748. }
  1749. if (sde_is_custom_client()) {
  1750. /* All CRTCs are compatible with all planes */
  1751. for (i = 0; i < priv->num_planes; i++)
  1752. priv->planes[i]->possible_crtcs =
  1753. (1 << priv->num_crtcs) - 1;
  1754. }
  1755. /* All CRTCs are compatible with all encoders */
  1756. for (i = 0; i < priv->num_encoders; i++)
  1757. priv->encoders[i]->possible_crtcs = (1 << priv->num_crtcs) - 1;
  1758. return 0;
  1759. fail:
  1760. _sde_kms_drm_obj_destroy(sde_kms);
  1761. fail_irq:
  1762. sde_core_irq_domain_fini(sde_kms);
  1763. return ret;
  1764. }
  1765. /**
  1766. * sde_kms_timeline_status - provides current timeline status
  1767. * This API should be called without mode config lock.
  1768. * @dev: Pointer to drm device
  1769. */
  1770. void sde_kms_timeline_status(struct drm_device *dev)
  1771. {
  1772. struct drm_crtc *crtc;
  1773. struct drm_connector *conn;
  1774. struct drm_connector_list_iter conn_iter;
  1775. if (!dev) {
  1776. SDE_ERROR("invalid drm device node\n");
  1777. return;
  1778. }
  1779. drm_for_each_crtc(crtc, dev)
  1780. sde_crtc_timeline_status(crtc);
  1781. if (mutex_is_locked(&dev->mode_config.mutex)) {
  1782. /*
  1783. *Probably locked from last close dumping status anyway
  1784. */
  1785. SDE_ERROR("dumping conn_timeline without mode_config lock\n");
  1786. drm_connector_list_iter_begin(dev, &conn_iter);
  1787. drm_for_each_connector_iter(conn, &conn_iter)
  1788. sde_conn_timeline_status(conn);
  1789. drm_connector_list_iter_end(&conn_iter);
  1790. return;
  1791. }
  1792. mutex_lock(&dev->mode_config.mutex);
  1793. drm_connector_list_iter_begin(dev, &conn_iter);
  1794. drm_for_each_connector_iter(conn, &conn_iter)
  1795. sde_conn_timeline_status(conn);
  1796. drm_connector_list_iter_end(&conn_iter);
  1797. mutex_unlock(&dev->mode_config.mutex);
  1798. }
  1799. static int sde_kms_postinit(struct msm_kms *kms)
  1800. {
  1801. struct sde_kms *sde_kms = to_sde_kms(kms);
  1802. struct drm_device *dev;
  1803. struct drm_crtc *crtc;
  1804. int rc;
  1805. if (!sde_kms || !sde_kms->dev || !sde_kms->dev->dev) {
  1806. SDE_ERROR("invalid sde_kms\n");
  1807. return -EINVAL;
  1808. }
  1809. dev = sde_kms->dev;
  1810. rc = _sde_debugfs_init(sde_kms);
  1811. if (rc)
  1812. SDE_ERROR("sde_debugfs init failed: %d\n", rc);
  1813. drm_for_each_crtc(crtc, dev)
  1814. sde_crtc_post_init(dev, crtc);
  1815. return rc;
  1816. }
  1817. static long sde_kms_round_pixclk(struct msm_kms *kms, unsigned long rate,
  1818. struct drm_encoder *encoder)
  1819. {
  1820. return rate;
  1821. }
  1822. static void _sde_kms_hw_destroy(struct sde_kms *sde_kms,
  1823. struct platform_device *pdev)
  1824. {
  1825. struct drm_device *dev;
  1826. struct msm_drm_private *priv;
  1827. struct sde_vm_ops *vm_ops;
  1828. int i;
  1829. if (!sde_kms || !pdev)
  1830. return;
  1831. dev = sde_kms->dev;
  1832. if (!dev)
  1833. return;
  1834. priv = dev->dev_private;
  1835. if (!priv)
  1836. return;
  1837. if (sde_kms->genpd_init) {
  1838. sde_kms->genpd_init = false;
  1839. pm_genpd_remove(&sde_kms->genpd);
  1840. of_genpd_del_provider(pdev->dev.of_node);
  1841. }
  1842. vm_ops = sde_vm_get_ops(sde_kms);
  1843. if (vm_ops && vm_ops->vm_deinit)
  1844. vm_ops->vm_deinit(sde_kms, vm_ops);
  1845. if (sde_kms->hw_intr)
  1846. sde_hw_intr_destroy(sde_kms->hw_intr);
  1847. sde_kms->hw_intr = NULL;
  1848. if (sde_kms->power_event)
  1849. sde_power_handle_unregister_event(
  1850. &priv->phandle, sde_kms->power_event);
  1851. _sde_kms_release_displays(sde_kms);
  1852. _sde_kms_unmap_all_splash_regions(sde_kms);
  1853. if (sde_kms->catalog) {
  1854. for (i = 0; i < sde_kms->catalog->vbif_count; i++) {
  1855. u32 vbif_idx = sde_kms->catalog->vbif[i].id;
  1856. if ((vbif_idx < VBIF_MAX) && sde_kms->hw_vbif[vbif_idx])
  1857. sde_hw_vbif_destroy(sde_kms->hw_vbif[vbif_idx]);
  1858. }
  1859. }
  1860. if (sde_kms->rm_init)
  1861. sde_rm_destroy(&sde_kms->rm);
  1862. sde_kms->rm_init = false;
  1863. if (sde_kms->catalog)
  1864. sde_hw_catalog_deinit(sde_kms->catalog);
  1865. sde_kms->catalog = NULL;
  1866. if (sde_kms->sid)
  1867. msm_iounmap(pdev, sde_kms->sid);
  1868. sde_kms->sid = NULL;
  1869. if (sde_kms->reg_dma)
  1870. msm_iounmap(pdev, sde_kms->reg_dma);
  1871. sde_kms->reg_dma = NULL;
  1872. if (sde_kms->vbif[VBIF_NRT])
  1873. msm_iounmap(pdev, sde_kms->vbif[VBIF_NRT]);
  1874. sde_kms->vbif[VBIF_NRT] = NULL;
  1875. if (sde_kms->vbif[VBIF_RT])
  1876. msm_iounmap(pdev, sde_kms->vbif[VBIF_RT]);
  1877. sde_kms->vbif[VBIF_RT] = NULL;
  1878. if (sde_kms->mmio)
  1879. msm_iounmap(pdev, sde_kms->mmio);
  1880. sde_kms->mmio = NULL;
  1881. sde_reg_dma_deinit();
  1882. _sde_kms_mmu_destroy(sde_kms);
  1883. }
  1884. int sde_kms_mmu_detach(struct sde_kms *sde_kms, bool secure_only)
  1885. {
  1886. int i;
  1887. if (!sde_kms)
  1888. return -EINVAL;
  1889. for (i = 0; i < MSM_SMMU_DOMAIN_MAX; i++) {
  1890. struct msm_mmu *mmu;
  1891. struct msm_gem_address_space *aspace = sde_kms->aspace[i];
  1892. if (!aspace)
  1893. continue;
  1894. mmu = sde_kms->aspace[i]->mmu;
  1895. if (secure_only &&
  1896. !aspace->mmu->funcs->is_domain_secure(mmu))
  1897. continue;
  1898. /* cleanup aspace before detaching */
  1899. msm_gem_aspace_domain_attach_detach_update(aspace, true);
  1900. SDE_DEBUG("Detaching domain:%d\n", i);
  1901. aspace->mmu->funcs->detach(mmu, (const char **)iommu_ports,
  1902. ARRAY_SIZE(iommu_ports));
  1903. aspace->domain_attached = false;
  1904. }
  1905. return 0;
  1906. }
  1907. int sde_kms_mmu_attach(struct sde_kms *sde_kms, bool secure_only)
  1908. {
  1909. int i;
  1910. if (!sde_kms)
  1911. return -EINVAL;
  1912. for (i = 0; i < MSM_SMMU_DOMAIN_MAX; i++) {
  1913. struct msm_mmu *mmu;
  1914. struct msm_gem_address_space *aspace = sde_kms->aspace[i];
  1915. if (!aspace)
  1916. continue;
  1917. mmu = sde_kms->aspace[i]->mmu;
  1918. if (secure_only &&
  1919. !aspace->mmu->funcs->is_domain_secure(mmu))
  1920. continue;
  1921. SDE_DEBUG("Attaching domain:%d\n", i);
  1922. aspace->mmu->funcs->attach(mmu, (const char **)iommu_ports,
  1923. ARRAY_SIZE(iommu_ports));
  1924. aspace->domain_attached = true;
  1925. msm_gem_aspace_domain_attach_detach_update(aspace, false);
  1926. }
  1927. return 0;
  1928. }
  1929. static void sde_kms_destroy(struct msm_kms *kms)
  1930. {
  1931. struct sde_kms *sde_kms;
  1932. struct drm_device *dev;
  1933. if (!kms) {
  1934. SDE_ERROR("invalid kms\n");
  1935. return;
  1936. }
  1937. sde_kms = to_sde_kms(kms);
  1938. dev = sde_kms->dev;
  1939. if (!dev || !dev->dev) {
  1940. SDE_ERROR("invalid device\n");
  1941. return;
  1942. }
  1943. _sde_kms_hw_destroy(sde_kms, to_platform_device(dev->dev));
  1944. kfree(sde_kms);
  1945. }
  1946. static int _sde_kms_helper_reset_custom_properties(struct sde_kms *sde_kms,
  1947. struct drm_atomic_state *state)
  1948. {
  1949. struct drm_device *dev = sde_kms->dev;
  1950. struct drm_plane *plane;
  1951. struct drm_plane_state *plane_state;
  1952. struct drm_crtc *crtc;
  1953. struct drm_crtc_state *crtc_state;
  1954. struct drm_connector *conn;
  1955. struct drm_connector_state *conn_state;
  1956. struct drm_connector_list_iter conn_iter;
  1957. int ret = 0;
  1958. drm_for_each_plane(plane, dev) {
  1959. plane_state = drm_atomic_get_plane_state(state, plane);
  1960. if (IS_ERR(plane_state)) {
  1961. ret = PTR_ERR(plane_state);
  1962. SDE_ERROR("error %d getting plane %d state\n",
  1963. ret, DRMID(plane));
  1964. return ret;
  1965. }
  1966. ret = sde_plane_helper_reset_custom_properties(plane,
  1967. plane_state);
  1968. if (ret) {
  1969. SDE_ERROR("error %d resetting plane props %d\n",
  1970. ret, DRMID(plane));
  1971. return ret;
  1972. }
  1973. }
  1974. drm_for_each_crtc(crtc, dev) {
  1975. crtc_state = drm_atomic_get_crtc_state(state, crtc);
  1976. if (IS_ERR(crtc_state)) {
  1977. ret = PTR_ERR(crtc_state);
  1978. SDE_ERROR("error %d getting crtc %d state\n",
  1979. ret, DRMID(crtc));
  1980. return ret;
  1981. }
  1982. ret = sde_crtc_helper_reset_custom_properties(crtc, crtc_state);
  1983. if (ret) {
  1984. SDE_ERROR("error %d resetting crtc props %d\n",
  1985. ret, DRMID(crtc));
  1986. return ret;
  1987. }
  1988. }
  1989. drm_connector_list_iter_begin(dev, &conn_iter);
  1990. drm_for_each_connector_iter(conn, &conn_iter) {
  1991. conn_state = drm_atomic_get_connector_state(state, conn);
  1992. if (IS_ERR(conn_state)) {
  1993. ret = PTR_ERR(conn_state);
  1994. SDE_ERROR("error %d getting connector %d state\n",
  1995. ret, DRMID(conn));
  1996. return ret;
  1997. }
  1998. ret = sde_connector_helper_reset_custom_properties(conn,
  1999. conn_state);
  2000. if (ret) {
  2001. SDE_ERROR("error %d resetting connector props %d\n",
  2002. ret, DRMID(conn));
  2003. return ret;
  2004. }
  2005. }
  2006. drm_connector_list_iter_end(&conn_iter);
  2007. return ret;
  2008. }
  2009. static void sde_kms_lastclose(struct msm_kms *kms)
  2010. {
  2011. struct sde_kms *sde_kms;
  2012. struct drm_device *dev;
  2013. struct drm_atomic_state *state;
  2014. struct drm_modeset_acquire_ctx ctx;
  2015. int ret;
  2016. if (!kms) {
  2017. SDE_ERROR("invalid argument\n");
  2018. return;
  2019. }
  2020. sde_kms = to_sde_kms(kms);
  2021. dev = sde_kms->dev;
  2022. drm_modeset_acquire_init(&ctx, 0);
  2023. state = drm_atomic_state_alloc(dev);
  2024. if (!state) {
  2025. ret = -ENOMEM;
  2026. goto out_ctx;
  2027. }
  2028. state->acquire_ctx = &ctx;
  2029. SDE_EVT32(SDE_EVTLOG_FUNC_ENTRY);
  2030. retry:
  2031. ret = drm_modeset_lock_all_ctx(dev, &ctx);
  2032. if (ret)
  2033. goto out_state;
  2034. ret = _sde_kms_helper_reset_custom_properties(sde_kms, state);
  2035. if (ret)
  2036. goto out_state;
  2037. ret = drm_atomic_commit(state);
  2038. out_state:
  2039. if (ret == -EDEADLK)
  2040. goto backoff;
  2041. drm_atomic_state_put(state);
  2042. out_ctx:
  2043. drm_modeset_drop_locks(&ctx);
  2044. drm_modeset_acquire_fini(&ctx);
  2045. if (ret)
  2046. SDE_ERROR("kms lastclose failed: %d\n", ret);
  2047. SDE_EVT32(ret, SDE_EVTLOG_FUNC_EXIT);
  2048. return;
  2049. backoff:
  2050. drm_atomic_state_clear(state);
  2051. drm_modeset_backoff(&ctx);
  2052. SDE_EVT32(ret, SDE_EVTLOG_FUNC_CASE1);
  2053. goto retry;
  2054. }
  2055. static int sde_kms_check_vm_request(struct msm_kms *kms,
  2056. struct drm_atomic_state *state)
  2057. {
  2058. struct sde_kms *sde_kms;
  2059. struct drm_device *dev;
  2060. struct drm_crtc *crtc;
  2061. struct drm_encoder *encoder;
  2062. struct drm_crtc_state *new_cstate, *old_cstate, *active_cstate;
  2063. uint32_t i, commit_crtc_cnt = 0, global_crtc_cnt = 0;
  2064. uint32_t crtc_encoder_cnt = 0;
  2065. struct drm_crtc *active_crtc = NULL, *global_active_crtc = NULL;
  2066. enum sde_crtc_vm_req old_vm_req = VM_REQ_NONE, new_vm_req = VM_REQ_NONE;
  2067. struct sde_vm_ops *vm_ops;
  2068. bool vm_req_active = false;
  2069. enum sde_crtc_idle_pc_state idle_pc_state;
  2070. struct sde_mdss_cfg *catalog;
  2071. int rc = 0;
  2072. struct sde_connector *sde_conn;
  2073. struct dsi_display *dsi_display;
  2074. struct drm_connector *connector;
  2075. struct drm_connector_state *new_connstate;
  2076. if (!kms || !state)
  2077. return -EINVAL;
  2078. sde_kms = to_sde_kms(kms);
  2079. dev = sde_kms->dev;
  2080. catalog = sde_kms->catalog;
  2081. vm_ops = sde_vm_get_ops(sde_kms);
  2082. if (!vm_ops)
  2083. return 0;
  2084. if (!vm_ops->vm_request_valid || !vm_ops->vm_owns_hw ||
  2085. !vm_ops->vm_acquire)
  2086. return -EINVAL;
  2087. sde_vm_lock(sde_kms);
  2088. for_each_oldnew_crtc_in_state(state, crtc, old_cstate, new_cstate, i) {
  2089. struct sde_crtc_state *old_state = NULL, *new_state = NULL;
  2090. if (!new_cstate->active && !old_cstate->active)
  2091. continue;
  2092. new_state = to_sde_crtc_state(new_cstate);
  2093. new_vm_req = sde_crtc_get_property(new_state,
  2094. CRTC_PROP_VM_REQ_STATE);
  2095. old_state = to_sde_crtc_state(old_cstate);
  2096. old_vm_req = sde_crtc_get_property(old_state,
  2097. CRTC_PROP_VM_REQ_STATE);
  2098. /*
  2099. * No active request if the transition is from
  2100. * VM_REQ_NONE to VM_REQ_NONE
  2101. */
  2102. if (old_vm_req || new_vm_req) {
  2103. rc = vm_ops->vm_request_valid(sde_kms,
  2104. old_vm_req, new_vm_req);
  2105. if (rc) {
  2106. SDE_ERROR(
  2107. "VM transition check failed; o_state:%d, n_state:%d, hw_owner:%d, rc:%d\n",
  2108. old_vm_req, new_vm_req,
  2109. vm_ops->vm_owns_hw(sde_kms), rc);
  2110. goto end;
  2111. } else if (old_vm_req == VM_REQ_ACQUIRE &&
  2112. new_vm_req == VM_REQ_NONE) {
  2113. SDE_DEBUG(
  2114. "VM transition valid; ignore further checks\n");
  2115. } else {
  2116. vm_req_active = true;
  2117. }
  2118. }
  2119. idle_pc_state = sde_crtc_get_property(new_state,
  2120. CRTC_PROP_IDLE_PC_STATE);
  2121. active_crtc = crtc;
  2122. active_cstate = new_cstate;
  2123. commit_crtc_cnt++;
  2124. }
  2125. /* return early if no active vm request */
  2126. if (!vm_req_active)
  2127. goto end;
  2128. list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
  2129. if (!crtc->state->active)
  2130. continue;
  2131. global_crtc_cnt++;
  2132. global_active_crtc = crtc;
  2133. }
  2134. if (active_crtc) {
  2135. drm_for_each_encoder_mask(encoder, active_crtc->dev,
  2136. active_cstate->encoder_mask)
  2137. crtc_encoder_cnt++;
  2138. }
  2139. SDE_EVT32(old_vm_req, new_vm_req, vm_ops->vm_owns_hw(sde_kms));
  2140. SDE_DEBUG("VM o_state:%d, n_state:%d, hw_owner:%d\n", old_vm_req,
  2141. new_vm_req, vm_ops->vm_owns_hw(sde_kms));
  2142. for_each_new_connector_in_state(state, connector, new_connstate, i) {
  2143. int conn_mask = active_cstate->connector_mask;
  2144. if (drm_connector_mask(connector) & conn_mask) {
  2145. sde_conn = to_sde_connector(connector);
  2146. dsi_display = (struct dsi_display *) sde_conn->display;
  2147. SDE_EVT32(DRMID(connector), DRMID(active_crtc), i,
  2148. dsi_display->type,
  2149. dsi_display->trusted_vm_env);
  2150. SDE_DEBUG(
  2151. "VM display:%s, conn:%d, crtc:%d, type:%d, tvm:%d,",
  2152. dsi_display->name, DRMID(connector),
  2153. DRMID(active_crtc), dsi_display->type,
  2154. dsi_display->trusted_vm_env);
  2155. break;
  2156. }
  2157. }
  2158. /* Check for single crtc commits only on valid VM requests */
  2159. if (active_crtc && global_active_crtc &&
  2160. (commit_crtc_cnt > catalog->max_trusted_vm_displays ||
  2161. global_crtc_cnt > catalog->max_trusted_vm_displays ||
  2162. active_crtc != global_active_crtc)) {
  2163. SDE_ERROR(
  2164. "VM switch failed; MAX:%d a_cnt:%d g_cnt:%d a_crtc:%d g_crtc:%d\n",
  2165. catalog->max_trusted_vm_displays,
  2166. commit_crtc_cnt, global_crtc_cnt, DRMID(active_crtc),
  2167. DRMID(global_active_crtc));
  2168. rc = -E2BIG;
  2169. goto end;
  2170. } else if ((new_vm_req == VM_REQ_RELEASE) &&
  2171. ((idle_pc_state == IDLE_PC_ENABLE) ||
  2172. (crtc_encoder_cnt > TRUSTED_VM_MAX_ENCODER_PER_CRTC))) {
  2173. /*
  2174. * disable idle-pc before releasing the HW
  2175. * allow only specified number of encoders on a given crtc
  2176. */
  2177. SDE_ERROR(
  2178. "VM switch failed; idle-pc:%d max:%d encoder_cnt:%d\n",
  2179. idle_pc_state, TRUSTED_VM_MAX_ENCODER_PER_CRTC,
  2180. crtc_encoder_cnt);
  2181. rc = -EINVAL;
  2182. goto end;
  2183. }
  2184. if ((new_vm_req == VM_REQ_ACQUIRE) && !vm_ops->vm_owns_hw(sde_kms)) {
  2185. rc = vm_ops->vm_acquire(sde_kms);
  2186. if (rc) {
  2187. SDE_ERROR(
  2188. "VM acquire failed; o_state:%d, n_state:%d, hw_owner:%d, rc:%d\n",
  2189. old_vm_req, new_vm_req,
  2190. vm_ops->vm_owns_hw(sde_kms), rc);
  2191. goto end;
  2192. }
  2193. if (vm_ops->vm_resource_init)
  2194. rc = vm_ops->vm_resource_init(sde_kms, state);
  2195. }
  2196. end:
  2197. sde_vm_unlock(sde_kms);
  2198. return rc;
  2199. }
  2200. static int sde_kms_check_secure_transition(struct msm_kms *kms,
  2201. struct drm_atomic_state *state)
  2202. {
  2203. struct sde_kms *sde_kms;
  2204. struct drm_device *dev;
  2205. struct drm_crtc *crtc;
  2206. struct drm_crtc *cur_crtc = NULL, *global_crtc = NULL;
  2207. struct drm_crtc_state *crtc_state;
  2208. int active_crtc_cnt = 0, global_active_crtc_cnt = 0;
  2209. bool sec_session = false, global_sec_session = false;
  2210. uint32_t fb_ns = 0, fb_sec = 0, fb_sec_dir = 0;
  2211. int i;
  2212. if (!kms || !state) {
  2213. return -EINVAL;
  2214. SDE_ERROR("invalid arguments\n");
  2215. }
  2216. sde_kms = to_sde_kms(kms);
  2217. dev = sde_kms->dev;
  2218. /* iterate state object for active secure/non-secure crtc */
  2219. for_each_new_crtc_in_state(state, crtc, crtc_state, i) {
  2220. if (!crtc_state->active)
  2221. continue;
  2222. active_crtc_cnt++;
  2223. sde_crtc_state_find_plane_fb_modes(crtc_state, &fb_ns,
  2224. &fb_sec, &fb_sec_dir);
  2225. if (fb_sec_dir)
  2226. sec_session = true;
  2227. cur_crtc = crtc;
  2228. }
  2229. /* iterate global list for active and secure/non-secure crtc */
  2230. list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
  2231. if (!crtc->state->active)
  2232. continue;
  2233. global_active_crtc_cnt++;
  2234. /* update only when crtc is not the same as current crtc */
  2235. if (crtc != cur_crtc) {
  2236. fb_ns = fb_sec = fb_sec_dir = 0;
  2237. sde_crtc_find_plane_fb_modes(crtc, &fb_ns,
  2238. &fb_sec, &fb_sec_dir);
  2239. if (fb_sec_dir)
  2240. global_sec_session = true;
  2241. global_crtc = crtc;
  2242. }
  2243. }
  2244. if (!global_sec_session && !sec_session)
  2245. return 0;
  2246. /*
  2247. * - fail crtc commit, if secure-camera/secure-ui session is
  2248. * in-progress in any other display
  2249. * - fail secure-camera/secure-ui crtc commit, if any other display
  2250. * session is in-progress
  2251. */
  2252. if ((global_active_crtc_cnt > MAX_ALLOWED_CRTC_CNT_DURING_SECURE) ||
  2253. (active_crtc_cnt > MAX_ALLOWED_CRTC_CNT_DURING_SECURE)) {
  2254. SDE_ERROR(
  2255. "crtc%d secure check failed global_active:%d active:%d\n",
  2256. cur_crtc ? cur_crtc->base.id : -1,
  2257. global_active_crtc_cnt, active_crtc_cnt);
  2258. return -EPERM;
  2259. /*
  2260. * As only one crtc is allowed during secure session, the crtc
  2261. * in this commit should match with the global crtc
  2262. */
  2263. } else if (global_crtc && cur_crtc && (global_crtc != cur_crtc)) {
  2264. SDE_ERROR("crtc%d-sec%d not allowed during crtc%d-sec%d\n",
  2265. cur_crtc->base.id, sec_session,
  2266. global_crtc->base.id, global_sec_session);
  2267. return -EPERM;
  2268. }
  2269. return 0;
  2270. }
  2271. static void sde_kms_vm_res_release(struct msm_kms *kms,
  2272. struct drm_atomic_state *state)
  2273. {
  2274. struct drm_crtc *crtc;
  2275. struct drm_crtc_state *new_cstate;
  2276. struct sde_crtc_state *cstate;
  2277. struct sde_vm_ops *vm_ops;
  2278. enum sde_crtc_vm_req vm_req;
  2279. struct sde_kms *sde_kms = to_sde_kms(kms);
  2280. vm_ops = sde_vm_get_ops(sde_kms);
  2281. if (!vm_ops)
  2282. return;
  2283. crtc = sde_kms_vm_get_vm_crtc(state);
  2284. if (!crtc)
  2285. return;
  2286. new_cstate = drm_atomic_get_new_crtc_state(state, crtc);
  2287. cstate = to_sde_crtc_state(new_cstate);
  2288. vm_req = sde_crtc_get_property(cstate, CRTC_PROP_VM_REQ_STATE);
  2289. if (vm_req != VM_REQ_ACQUIRE)
  2290. return;
  2291. sde_vm_lock(sde_kms);
  2292. if (vm_ops->vm_acquire_fail_handler)
  2293. vm_ops->vm_acquire_fail_handler(sde_kms);
  2294. sde_vm_unlock(sde_kms);
  2295. }
  2296. static int sde_kms_atomic_check(struct msm_kms *kms,
  2297. struct drm_atomic_state *state)
  2298. {
  2299. struct sde_kms *sde_kms;
  2300. struct drm_device *dev;
  2301. int ret;
  2302. if (!kms || !state)
  2303. return -EINVAL;
  2304. sde_kms = to_sde_kms(kms);
  2305. dev = sde_kms->dev;
  2306. SDE_ATRACE_BEGIN("atomic_check");
  2307. if (sde_kms_is_suspend_blocked(dev)) {
  2308. SDE_DEBUG("suspended, skip atomic_check\n");
  2309. ret = -EBUSY;
  2310. goto end;
  2311. }
  2312. ret = sde_kms_check_vm_request(kms, state);
  2313. if (ret) {
  2314. SDE_ERROR("vm switch request checks failed\n");
  2315. goto end;
  2316. }
  2317. ret = drm_atomic_helper_check(dev, state);
  2318. if (ret)
  2319. goto vm_clean_up;
  2320. /*
  2321. * Check if any secure transition(moving CRTC between secure and
  2322. * non-secure state and vice-versa) is allowed or not. when moving
  2323. * to secure state, planes with fb_mode set to dir_translated only can
  2324. * be staged on the CRTC, and only one CRTC can be active during
  2325. * Secure state
  2326. */
  2327. ret = sde_kms_check_secure_transition(kms, state);
  2328. if (ret)
  2329. goto vm_clean_up;
  2330. goto end;
  2331. vm_clean_up:
  2332. sde_kms_vm_res_release(kms, state);
  2333. end:
  2334. SDE_ATRACE_END("atomic_check");
  2335. return ret;
  2336. }
  2337. static struct msm_gem_address_space*
  2338. _sde_kms_get_address_space(struct msm_kms *kms,
  2339. unsigned int domain)
  2340. {
  2341. struct sde_kms *sde_kms;
  2342. if (!kms) {
  2343. SDE_ERROR("invalid kms\n");
  2344. return NULL;
  2345. }
  2346. sde_kms = to_sde_kms(kms);
  2347. if (!sde_kms) {
  2348. SDE_ERROR("invalid sde_kms\n");
  2349. return NULL;
  2350. }
  2351. if (domain >= MSM_SMMU_DOMAIN_MAX)
  2352. return NULL;
  2353. return (sde_kms->aspace[domain] &&
  2354. sde_kms->aspace[domain]->domain_attached) ?
  2355. sde_kms->aspace[domain] : NULL;
  2356. }
  2357. static struct device *_sde_kms_get_address_space_device(struct msm_kms *kms,
  2358. unsigned int domain)
  2359. {
  2360. struct sde_kms *sde_kms;
  2361. struct msm_gem_address_space *aspace;
  2362. if (!kms) {
  2363. SDE_ERROR("invalid kms\n");
  2364. return NULL;
  2365. }
  2366. sde_kms = to_sde_kms(kms);
  2367. if (!sde_kms || !sde_kms->dev || !sde_kms->dev->dev) {
  2368. SDE_ERROR("invalid params\n");
  2369. return NULL;
  2370. }
  2371. aspace = _sde_kms_get_address_space(kms, domain);
  2372. return (aspace && aspace->domain_attached) ?
  2373. msm_gem_get_aspace_device(aspace) : NULL;
  2374. }
  2375. static void _sde_kms_post_open(struct msm_kms *kms, struct drm_file *file)
  2376. {
  2377. struct drm_device *dev = NULL;
  2378. struct sde_kms *sde_kms = NULL;
  2379. struct drm_connector *connector = NULL;
  2380. struct drm_connector_list_iter conn_iter;
  2381. struct sde_connector *sde_conn = NULL;
  2382. if (!kms) {
  2383. SDE_ERROR("invalid kms\n");
  2384. return;
  2385. }
  2386. sde_kms = to_sde_kms(kms);
  2387. dev = sde_kms->dev;
  2388. if (!dev) {
  2389. SDE_ERROR("invalid device\n");
  2390. return;
  2391. }
  2392. if (!dev->mode_config.poll_enabled)
  2393. return;
  2394. mutex_lock(&dev->mode_config.mutex);
  2395. drm_connector_list_iter_begin(dev, &conn_iter);
  2396. drm_for_each_connector_iter(connector, &conn_iter) {
  2397. /* Only handle HPD capable connectors. */
  2398. if (!(connector->polled & DRM_CONNECTOR_POLL_HPD))
  2399. continue;
  2400. sde_conn = to_sde_connector(connector);
  2401. if (sde_conn->ops.post_open)
  2402. sde_conn->ops.post_open(&sde_conn->base,
  2403. sde_conn->display);
  2404. }
  2405. drm_connector_list_iter_end(&conn_iter);
  2406. mutex_unlock(&dev->mode_config.mutex);
  2407. }
  2408. static int _sde_kms_update_planes_for_cont_splash(struct sde_kms *sde_kms,
  2409. struct sde_splash_display *splash_display,
  2410. struct drm_crtc *crtc)
  2411. {
  2412. struct msm_drm_private *priv;
  2413. struct drm_plane *plane;
  2414. struct sde_splash_mem *splash;
  2415. enum sde_sspp plane_id;
  2416. bool is_virtual;
  2417. int i, j;
  2418. if (!sde_kms || !splash_display || !crtc) {
  2419. SDE_ERROR("invalid input args\n");
  2420. return -EINVAL;
  2421. }
  2422. priv = sde_kms->dev->dev_private;
  2423. for (i = 0; i < priv->num_planes; i++) {
  2424. plane = priv->planes[i];
  2425. plane_id = sde_plane_pipe(plane);
  2426. is_virtual = is_sde_plane_virtual(plane);
  2427. splash = splash_display->splash;
  2428. for (j = 0; j < splash_display->pipe_cnt; j++) {
  2429. if ((plane_id != splash_display->pipes[j].sspp) ||
  2430. (splash_display->pipes[j].is_virtual
  2431. != is_virtual))
  2432. continue;
  2433. if (splash && sde_plane_validate_src_addr(plane,
  2434. splash->splash_buf_base,
  2435. splash->splash_buf_size)) {
  2436. SDE_ERROR("invalid adr on pipe:%d crtc:%d\n",
  2437. plane_id, crtc->base.id);
  2438. }
  2439. SDE_DEBUG("set crtc:%d for plane:%d rect:%d\n",
  2440. crtc->base.id, plane_id, is_virtual);
  2441. }
  2442. }
  2443. return 0;
  2444. }
  2445. static int sde_kms_inform_cont_splash_res_disable(struct msm_kms *kms,
  2446. struct dsi_display *dsi_display)
  2447. {
  2448. void *display;
  2449. struct drm_encoder *encoder = NULL;
  2450. struct msm_display_info info;
  2451. struct drm_device *dev;
  2452. struct sde_kms *sde_kms;
  2453. struct drm_connector_list_iter conn_iter;
  2454. struct drm_connector *connector = NULL;
  2455. struct sde_connector *sde_conn = NULL;
  2456. int rc = 0;
  2457. sde_kms = to_sde_kms(kms);
  2458. dev = sde_kms->dev;
  2459. display = dsi_display;
  2460. if (dsi_display) {
  2461. if (dsi_display->bridge->base.encoder) {
  2462. encoder = dsi_display->bridge->base.encoder;
  2463. SDE_DEBUG("encoder name = %s\n", encoder->name);
  2464. }
  2465. memset(&info, 0x0, sizeof(info));
  2466. rc = dsi_display_get_info(NULL, &info, display);
  2467. if (rc) {
  2468. SDE_ERROR("%s: dsi get_info failed: %d\n",
  2469. rc, __func__);
  2470. encoder = NULL;
  2471. }
  2472. }
  2473. drm_connector_list_iter_begin(dev, &conn_iter);
  2474. drm_for_each_connector_iter(connector, &conn_iter) {
  2475. /**
  2476. * Inform cont_splash is disabled to each interface/connector.
  2477. * This is currently supported for DSI interface.
  2478. */
  2479. sde_conn = to_sde_connector(connector);
  2480. if (sde_conn && sde_conn->ops.cont_splash_res_disable) {
  2481. if (!dsi_display || !encoder) {
  2482. sde_conn->ops.cont_splash_res_disable
  2483. (sde_conn->display);
  2484. } else if (connector->encoder_ids[0]
  2485. == encoder->base.id) {
  2486. /**
  2487. * This handles dual DSI
  2488. * configuration where one DSI
  2489. * interface has cont_splash
  2490. * enabled and the other doesn't.
  2491. */
  2492. sde_conn->ops.cont_splash_res_disable
  2493. (sde_conn->display);
  2494. break;
  2495. }
  2496. }
  2497. }
  2498. drm_connector_list_iter_end(&conn_iter);
  2499. return 0;
  2500. }
  2501. static int sde_kms_vm_trusted_cont_splash_res_init(struct sde_kms *sde_kms)
  2502. {
  2503. int i;
  2504. void *display;
  2505. struct dsi_display *dsi_display;
  2506. struct drm_encoder *encoder;
  2507. if (!sde_kms)
  2508. return -EINVAL;
  2509. if (!sde_in_trusted_vm(sde_kms))
  2510. return 0;
  2511. for (i = 0; i < sde_kms->dsi_display_count; i++) {
  2512. display = sde_kms->dsi_displays[i];
  2513. dsi_display = (struct dsi_display *)display;
  2514. if (!dsi_display->bridge->base.encoder) {
  2515. SDE_ERROR("no encoder on dsi display:%d", i);
  2516. return -EINVAL;
  2517. }
  2518. encoder = dsi_display->bridge->base.encoder;
  2519. encoder->possible_crtcs = 1 << i;
  2520. SDE_DEBUG(
  2521. "dsi-display:%d encoder id[%d]=%d name=%s crtcs=%x\n", i,
  2522. encoder->index, encoder->base.id,
  2523. encoder->name, encoder->possible_crtcs);
  2524. }
  2525. return 0;
  2526. }
  2527. static struct drm_display_mode *_sde_kms_get_splash_mode(
  2528. struct sde_kms *sde_kms, struct drm_connector *connector,
  2529. struct drm_atomic_state *state)
  2530. {
  2531. struct drm_display_mode *mode, *cur_mode = NULL;
  2532. struct drm_crtc *crtc;
  2533. struct drm_crtc_state *new_cstate, *old_cstate;
  2534. u32 i = 0;
  2535. if (sde_kms->splash_data.type == SDE_SPLASH_HANDOFF) {
  2536. list_for_each_entry(mode, &connector->modes, head) {
  2537. if (mode->type & DRM_MODE_TYPE_PREFERRED) {
  2538. cur_mode = mode;
  2539. break;
  2540. }
  2541. }
  2542. } else if (state) {
  2543. /* get the mode from first atomic_check phase for trusted_vm*/
  2544. for_each_oldnew_crtc_in_state(state, crtc, old_cstate,
  2545. new_cstate, i) {
  2546. if (!new_cstate->active && !old_cstate->active)
  2547. continue;
  2548. list_for_each_entry(mode, &connector->modes, head) {
  2549. if (drm_mode_equal(&new_cstate->mode, mode)) {
  2550. cur_mode = mode;
  2551. break;
  2552. }
  2553. }
  2554. }
  2555. }
  2556. return cur_mode;
  2557. }
  2558. static int sde_kms_cont_splash_config(struct msm_kms *kms,
  2559. struct drm_atomic_state *state)
  2560. {
  2561. void *display;
  2562. struct dsi_display *dsi_display;
  2563. struct msm_display_info info;
  2564. struct drm_encoder *encoder = NULL;
  2565. struct drm_crtc *crtc = NULL;
  2566. int i, rc = 0;
  2567. struct drm_display_mode *drm_mode = NULL;
  2568. struct drm_device *dev;
  2569. struct msm_drm_private *priv;
  2570. struct sde_kms *sde_kms;
  2571. struct drm_connector_list_iter conn_iter;
  2572. struct drm_connector *connector = NULL;
  2573. struct sde_connector *sde_conn = NULL;
  2574. struct sde_splash_display *splash_display;
  2575. if (!kms) {
  2576. SDE_ERROR("invalid kms\n");
  2577. return -EINVAL;
  2578. }
  2579. sde_kms = to_sde_kms(kms);
  2580. dev = sde_kms->dev;
  2581. if (!dev) {
  2582. SDE_ERROR("invalid device\n");
  2583. return -EINVAL;
  2584. }
  2585. rc = sde_kms_vm_trusted_cont_splash_res_init(sde_kms);
  2586. if (rc) {
  2587. SDE_ERROR("failed vm cont splash resource init, rc=%d", rc);
  2588. return -EINVAL;
  2589. }
  2590. if (((sde_kms->splash_data.type == SDE_SPLASH_HANDOFF)
  2591. && (!sde_kms->splash_data.num_splash_regions)) ||
  2592. !sde_kms->splash_data.num_splash_displays) {
  2593. DRM_INFO("cont_splash feature not enabled\n");
  2594. sde_kms_inform_cont_splash_res_disable(kms, NULL);
  2595. return rc;
  2596. }
  2597. DRM_INFO("cont_splash enabled in %d of %d display(s)\n",
  2598. sde_kms->splash_data.num_splash_displays,
  2599. sde_kms->dsi_display_count);
  2600. /* dsi */
  2601. for (i = 0; i < sde_kms->dsi_display_count; ++i) {
  2602. display = sde_kms->dsi_displays[i];
  2603. dsi_display = (struct dsi_display *)display;
  2604. splash_display = &sde_kms->splash_data.splash_display[i];
  2605. if (!splash_display->cont_splash_enabled) {
  2606. SDE_DEBUG("display->name = %s splash not enabled\n",
  2607. dsi_display->name);
  2608. sde_kms_inform_cont_splash_res_disable(kms,
  2609. dsi_display);
  2610. continue;
  2611. }
  2612. SDE_DEBUG("display->name = %s\n", dsi_display->name);
  2613. if (dsi_display->bridge->base.encoder) {
  2614. encoder = dsi_display->bridge->base.encoder;
  2615. SDE_DEBUG("encoder name = %s\n", encoder->name);
  2616. }
  2617. memset(&info, 0x0, sizeof(info));
  2618. rc = dsi_display_get_info(NULL, &info, display);
  2619. if (rc) {
  2620. SDE_ERROR("dsi get_info %d failed\n", i);
  2621. encoder = NULL;
  2622. continue;
  2623. }
  2624. SDE_DEBUG("info.is_connected = %s, info.display_type = %d\n",
  2625. ((info.is_connected) ? "true" : "false"),
  2626. info.display_type);
  2627. if (!encoder) {
  2628. SDE_ERROR("encoder not initialized\n");
  2629. return -EINVAL;
  2630. }
  2631. priv = sde_kms->dev->dev_private;
  2632. encoder->crtc = priv->crtcs[i];
  2633. crtc = encoder->crtc;
  2634. splash_display->encoder = encoder;
  2635. SDE_DEBUG("for dsi-display:%d crtc id[%d]:%d enc id[%d]:%d\n",
  2636. i, crtc->index, crtc->base.id, encoder->index,
  2637. encoder->base.id);
  2638. mutex_lock(&dev->mode_config.mutex);
  2639. drm_connector_list_iter_begin(dev, &conn_iter);
  2640. drm_for_each_connector_iter(connector, &conn_iter) {
  2641. /**
  2642. * SDE_KMS doesn't attach more than one encoder to
  2643. * a DSI connector. So it is safe to check only with
  2644. * the first encoder entry. Revisit this logic if we
  2645. * ever have to support continuous splash for
  2646. * external displays in MST configuration.
  2647. */
  2648. if (connector->encoder_ids[0] == encoder->base.id)
  2649. break;
  2650. }
  2651. drm_connector_list_iter_end(&conn_iter);
  2652. if (!connector) {
  2653. SDE_ERROR("connector not initialized\n");
  2654. mutex_unlock(&dev->mode_config.mutex);
  2655. return -EINVAL;
  2656. }
  2657. mutex_unlock(&dev->mode_config.mutex);
  2658. crtc->state->encoder_mask = (1 << drm_encoder_index(encoder));
  2659. drm_mode = _sde_kms_get_splash_mode(sde_kms, connector, state);
  2660. if (!drm_mode) {
  2661. SDE_ERROR("drm_mode not found; handoff_type:%d\n",
  2662. sde_kms->splash_data.type);
  2663. return -EINVAL;
  2664. }
  2665. SDE_DEBUG(
  2666. "drm_mode->name:%s, type:0x%x, flags:0x%x, handoff_type:%d\n",
  2667. drm_mode->name, drm_mode->type,
  2668. drm_mode->flags, sde_kms->splash_data.type);
  2669. /* Update CRTC drm structure */
  2670. crtc->state->active = true;
  2671. rc = drm_atomic_set_mode_for_crtc(crtc->state, drm_mode);
  2672. if (rc) {
  2673. SDE_ERROR("Failed: set mode for crtc. rc = %d\n", rc);
  2674. return rc;
  2675. }
  2676. drm_mode_copy(&crtc->state->adjusted_mode, drm_mode);
  2677. drm_mode_copy(&crtc->mode, drm_mode);
  2678. /* Update encoder structure */
  2679. sde_encoder_update_caps_for_cont_splash(encoder,
  2680. splash_display, true);
  2681. sde_crtc_update_cont_splash_settings(crtc);
  2682. sde_conn = to_sde_connector(connector);
  2683. if (sde_conn && sde_conn->ops.cont_splash_config)
  2684. sde_conn->ops.cont_splash_config(sde_conn->display);
  2685. rc = _sde_kms_update_planes_for_cont_splash(sde_kms,
  2686. splash_display, crtc);
  2687. if (rc) {
  2688. SDE_ERROR("Failed: updating plane status rc=%d\n", rc);
  2689. return rc;
  2690. }
  2691. }
  2692. return rc;
  2693. }
  2694. static bool sde_kms_check_for_splash(struct msm_kms *kms)
  2695. {
  2696. struct sde_kms *sde_kms;
  2697. if (!kms) {
  2698. SDE_ERROR("invalid kms\n");
  2699. return false;
  2700. }
  2701. sde_kms = to_sde_kms(kms);
  2702. return sde_kms->splash_data.num_splash_displays;
  2703. }
  2704. static int sde_kms_get_mixer_count(const struct msm_kms *kms,
  2705. const struct drm_display_mode *mode,
  2706. const struct msm_resource_caps_info *res, u32 *num_lm)
  2707. {
  2708. struct sde_kms *sde_kms;
  2709. s64 mode_clock_hz = 0;
  2710. s64 max_mdp_clock_hz = 0;
  2711. s64 max_lm_width = 0;
  2712. s64 hdisplay_fp = 0;
  2713. s64 htotal_fp = 0;
  2714. s64 vtotal_fp = 0;
  2715. s64 vrefresh_fp = 0;
  2716. s64 mdp_fudge_factor = 0;
  2717. s64 num_lm_fp = 0;
  2718. s64 lm_clk_fp = 0;
  2719. s64 lm_width_fp = 0;
  2720. int rc = 0;
  2721. if (!num_lm) {
  2722. SDE_ERROR("invalid num_lm pointer\n");
  2723. return -EINVAL;
  2724. }
  2725. /* default to 1 layer mixer */
  2726. *num_lm = 1;
  2727. if (!kms || !mode || !res) {
  2728. SDE_ERROR("invalid input args\n");
  2729. return -EINVAL;
  2730. }
  2731. sde_kms = to_sde_kms(kms);
  2732. max_mdp_clock_hz = drm_int2fixp(sde_kms->perf.max_core_clk_rate);
  2733. max_lm_width = drm_int2fixp(res->max_mixer_width);
  2734. hdisplay_fp = drm_int2fixp(mode->hdisplay);
  2735. htotal_fp = drm_int2fixp(mode->htotal);
  2736. vtotal_fp = drm_int2fixp(mode->vtotal);
  2737. vrefresh_fp = drm_int2fixp(mode->vrefresh);
  2738. mdp_fudge_factor = drm_fixp_from_fraction(105, 100);
  2739. /* mode clock = [(h * v * fps * 1.05) / (num_lm)] */
  2740. mode_clock_hz = drm_fixp_mul(htotal_fp, vtotal_fp);
  2741. mode_clock_hz = drm_fixp_mul(mode_clock_hz, vrefresh_fp);
  2742. mode_clock_hz = drm_fixp_mul(mode_clock_hz, mdp_fudge_factor);
  2743. if (mode_clock_hz > max_mdp_clock_hz ||
  2744. hdisplay_fp > max_lm_width) {
  2745. *num_lm = 0;
  2746. do {
  2747. *num_lm += 2;
  2748. num_lm_fp = drm_int2fixp(*num_lm);
  2749. lm_clk_fp = drm_fixp_div(mode_clock_hz, num_lm_fp);
  2750. lm_width_fp = drm_fixp_div(hdisplay_fp, num_lm_fp);
  2751. if (*num_lm > 4) {
  2752. rc = -EINVAL;
  2753. goto error;
  2754. }
  2755. } while (lm_clk_fp > max_mdp_clock_hz ||
  2756. lm_width_fp > max_lm_width);
  2757. mode_clock_hz = lm_clk_fp;
  2758. }
  2759. SDE_DEBUG("[%s] h=%d v=%d fps=%d lm=%d mode_clk=%llu max_clk=%llu\n",
  2760. mode->name, mode->htotal, mode->vtotal, mode->vrefresh,
  2761. *num_lm, drm_fixp2int(mode_clock_hz),
  2762. sde_kms->perf.max_core_clk_rate);
  2763. return 0;
  2764. error:
  2765. SDE_ERROR("required mode clk exceeds max mdp clk\n");
  2766. SDE_ERROR("[%s] h=%d v=%d fps=%d lm=%d mode_clk=%llu max_clk=%llu\n",
  2767. mode->name, mode->htotal, mode->vtotal, mode->vrefresh,
  2768. *num_lm, drm_fixp2int(mode_clock_hz),
  2769. sde_kms->perf.max_core_clk_rate);
  2770. return rc;
  2771. }
  2772. static int sde_kms_get_dsc_count(const struct msm_kms *kms,
  2773. u32 hdisplay, u32 *num_dsc)
  2774. {
  2775. struct sde_kms *sde_kms;
  2776. uint32_t max_dsc_width;
  2777. if (!num_dsc) {
  2778. SDE_ERROR("invalid num_dsc pointer\n");
  2779. return -EINVAL;
  2780. }
  2781. *num_dsc = 0;
  2782. if (!kms || !hdisplay) {
  2783. SDE_ERROR("invalid input args\n");
  2784. return -EINVAL;
  2785. }
  2786. sde_kms = to_sde_kms(kms);
  2787. max_dsc_width = sde_kms->catalog->max_dsc_width;
  2788. *num_dsc = DIV_ROUND_UP(hdisplay, max_dsc_width);
  2789. SDE_DEBUG("h=%d, max_dsc_width=%d, num_dsc=%d\n",
  2790. hdisplay, max_dsc_width,
  2791. *num_dsc);
  2792. return 0;
  2793. }
  2794. static void _sde_kms_null_commit(struct drm_device *dev,
  2795. struct drm_encoder *enc)
  2796. {
  2797. struct drm_modeset_acquire_ctx ctx;
  2798. struct drm_connector *conn = NULL;
  2799. struct drm_connector *tmp_conn = NULL;
  2800. struct drm_connector_list_iter conn_iter;
  2801. struct drm_atomic_state *state = NULL;
  2802. struct drm_crtc_state *crtc_state = NULL;
  2803. struct drm_connector_state *conn_state = NULL;
  2804. int retry_cnt = 0;
  2805. int ret = 0;
  2806. drm_modeset_acquire_init(&ctx, 0);
  2807. retry:
  2808. ret = drm_modeset_lock_all_ctx(dev, &ctx);
  2809. if (ret == -EDEADLK && retry_cnt < SDE_KMS_MODESET_LOCK_MAX_TRIALS) {
  2810. drm_modeset_backoff(&ctx);
  2811. retry_cnt++;
  2812. udelay(SDE_KMS_MODESET_LOCK_TIMEOUT_US);
  2813. goto retry;
  2814. } else if (WARN_ON(ret)) {
  2815. goto end;
  2816. }
  2817. state = drm_atomic_state_alloc(dev);
  2818. if (!state) {
  2819. DRM_ERROR("failed to allocate atomic state, %d\n", ret);
  2820. goto end;
  2821. }
  2822. state->acquire_ctx = &ctx;
  2823. drm_connector_list_iter_begin(dev, &conn_iter);
  2824. drm_for_each_connector_iter(tmp_conn, &conn_iter) {
  2825. if (enc == tmp_conn->state->best_encoder) {
  2826. conn = tmp_conn;
  2827. break;
  2828. }
  2829. }
  2830. drm_connector_list_iter_end(&conn_iter);
  2831. if (!conn) {
  2832. SDE_ERROR("error in finding conn for enc:%d\n", DRMID(enc));
  2833. goto end;
  2834. }
  2835. crtc_state = drm_atomic_get_crtc_state(state, enc->crtc);
  2836. conn_state = drm_atomic_get_connector_state(state, conn);
  2837. if (IS_ERR(conn_state)) {
  2838. SDE_ERROR("error %d getting connector %d state\n",
  2839. ret, DRMID(conn));
  2840. goto end;
  2841. }
  2842. crtc_state->active = true;
  2843. ret = drm_atomic_set_crtc_for_connector(conn_state, enc->crtc);
  2844. if (ret)
  2845. SDE_ERROR("error %d setting the crtc\n", ret);
  2846. ret = drm_atomic_commit(state);
  2847. if (ret)
  2848. SDE_ERROR("Error %d doing the atomic commit\n", ret);
  2849. end:
  2850. if (state)
  2851. drm_atomic_state_put(state);
  2852. drm_modeset_drop_locks(&ctx);
  2853. drm_modeset_acquire_fini(&ctx);
  2854. }
  2855. void sde_kms_display_early_wakeup(struct drm_device *dev,
  2856. const int32_t connector_id)
  2857. {
  2858. struct drm_connector_list_iter conn_iter;
  2859. struct drm_connector *conn;
  2860. struct drm_encoder *drm_enc;
  2861. drm_connector_list_iter_begin(dev, &conn_iter);
  2862. drm_for_each_connector_iter(conn, &conn_iter) {
  2863. if (connector_id != DRM_MSM_WAKE_UP_ALL_DISPLAYS &&
  2864. connector_id != conn->base.id)
  2865. continue;
  2866. if (conn->state && conn->state->best_encoder)
  2867. drm_enc = conn->state->best_encoder;
  2868. else
  2869. drm_enc = conn->encoder;
  2870. if (drm_enc)
  2871. sde_encoder_early_wakeup(drm_enc);
  2872. }
  2873. drm_connector_list_iter_end(&conn_iter);
  2874. }
  2875. static void _sde_kms_pm_suspend_idle_helper(struct sde_kms *sde_kms,
  2876. struct device *dev)
  2877. {
  2878. int i, ret, crtc_id = 0;
  2879. struct drm_device *ddev = dev_get_drvdata(dev);
  2880. struct drm_connector *conn;
  2881. struct drm_connector_list_iter conn_iter;
  2882. struct msm_drm_private *priv = sde_kms->dev->dev_private;
  2883. drm_connector_list_iter_begin(ddev, &conn_iter);
  2884. drm_for_each_connector_iter(conn, &conn_iter) {
  2885. uint64_t lp;
  2886. lp = sde_connector_get_lp(conn);
  2887. if (lp != SDE_MODE_DPMS_LP2)
  2888. continue;
  2889. if (sde_encoder_in_clone_mode(conn->encoder))
  2890. continue;
  2891. ret = sde_encoder_wait_for_event(conn->encoder,
  2892. MSM_ENC_TX_COMPLETE);
  2893. if (ret && ret != -EWOULDBLOCK) {
  2894. SDE_ERROR(
  2895. "[conn: %d] wait for commit done returned %d\n",
  2896. conn->base.id, ret);
  2897. } else if (!ret) {
  2898. crtc_id = drm_crtc_index(conn->state->crtc);
  2899. if (priv->event_thread[crtc_id].thread)
  2900. kthread_flush_worker(
  2901. &priv->event_thread[crtc_id].worker);
  2902. sde_encoder_idle_request(conn->encoder);
  2903. }
  2904. }
  2905. drm_connector_list_iter_end(&conn_iter);
  2906. for (i = 0; i < priv->num_crtcs; i++) {
  2907. if (priv->disp_thread[i].thread)
  2908. kthread_flush_worker(
  2909. &priv->disp_thread[i].worker);
  2910. if (priv->event_thread[i].thread)
  2911. kthread_flush_worker(
  2912. &priv->event_thread[i].worker);
  2913. }
  2914. kthread_flush_worker(&priv->pp_event_worker);
  2915. }
  2916. static int sde_kms_pm_suspend(struct device *dev)
  2917. {
  2918. struct drm_device *ddev;
  2919. struct drm_modeset_acquire_ctx ctx;
  2920. struct drm_connector *conn;
  2921. struct drm_encoder *enc;
  2922. struct drm_connector_list_iter conn_iter;
  2923. struct drm_atomic_state *state = NULL;
  2924. struct sde_kms *sde_kms;
  2925. int ret = 0, num_crtcs = 0;
  2926. if (!dev)
  2927. return -EINVAL;
  2928. ddev = dev_get_drvdata(dev);
  2929. if (!ddev || !ddev_to_msm_kms(ddev))
  2930. return -EINVAL;
  2931. sde_kms = to_sde_kms(ddev_to_msm_kms(ddev));
  2932. SDE_EVT32(0);
  2933. /* disable hot-plug polling */
  2934. drm_kms_helper_poll_disable(ddev);
  2935. /* if a display stuck in CS trigger a null commit to complete handoff */
  2936. drm_for_each_encoder(enc, ddev) {
  2937. if (sde_encoder_in_cont_splash(enc) && enc->crtc)
  2938. _sde_kms_null_commit(ddev, enc);
  2939. }
  2940. /* acquire modeset lock(s) */
  2941. drm_modeset_acquire_init(&ctx, 0);
  2942. retry:
  2943. ret = drm_modeset_lock_all_ctx(ddev, &ctx);
  2944. if (ret)
  2945. goto unlock;
  2946. /* save current state for resume */
  2947. if (sde_kms->suspend_state)
  2948. drm_atomic_state_put(sde_kms->suspend_state);
  2949. sde_kms->suspend_state = drm_atomic_helper_duplicate_state(ddev, &ctx);
  2950. if (IS_ERR_OR_NULL(sde_kms->suspend_state)) {
  2951. ret = PTR_ERR(sde_kms->suspend_state);
  2952. DRM_ERROR("failed to back up suspend state, %d\n", ret);
  2953. sde_kms->suspend_state = NULL;
  2954. goto unlock;
  2955. }
  2956. /* create atomic state to disable all CRTCs */
  2957. state = drm_atomic_state_alloc(ddev);
  2958. if (!state) {
  2959. ret = -ENOMEM;
  2960. DRM_ERROR("failed to allocate crtc disable state, %d\n", ret);
  2961. goto unlock;
  2962. }
  2963. state->acquire_ctx = &ctx;
  2964. drm_connector_list_iter_begin(ddev, &conn_iter);
  2965. drm_for_each_connector_iter(conn, &conn_iter) {
  2966. struct drm_crtc_state *crtc_state;
  2967. uint64_t lp;
  2968. if (!conn->state || !conn->state->crtc ||
  2969. conn->dpms != DRM_MODE_DPMS_ON ||
  2970. sde_encoder_in_clone_mode(conn->encoder))
  2971. continue;
  2972. lp = sde_connector_get_lp(conn);
  2973. if (lp == SDE_MODE_DPMS_LP1) {
  2974. /* transition LP1->LP2 on pm suspend */
  2975. ret = sde_connector_set_property_for_commit(conn, state,
  2976. CONNECTOR_PROP_LP, SDE_MODE_DPMS_LP2);
  2977. if (ret) {
  2978. DRM_ERROR("failed to set lp2 for conn %d\n",
  2979. conn->base.id);
  2980. drm_connector_list_iter_end(&conn_iter);
  2981. goto unlock;
  2982. }
  2983. }
  2984. if (lp != SDE_MODE_DPMS_LP2) {
  2985. /* force CRTC to be inactive */
  2986. crtc_state = drm_atomic_get_crtc_state(state,
  2987. conn->state->crtc);
  2988. if (IS_ERR_OR_NULL(crtc_state)) {
  2989. DRM_ERROR("failed to get crtc %d state\n",
  2990. conn->state->crtc->base.id);
  2991. drm_connector_list_iter_end(&conn_iter);
  2992. goto unlock;
  2993. }
  2994. if (lp != SDE_MODE_DPMS_LP1)
  2995. crtc_state->active = false;
  2996. ++num_crtcs;
  2997. }
  2998. }
  2999. drm_connector_list_iter_end(&conn_iter);
  3000. /* check for nothing to do */
  3001. if (num_crtcs == 0) {
  3002. DRM_DEBUG("all crtcs are already in the off state\n");
  3003. sde_kms->suspend_block = true;
  3004. _sde_kms_pm_suspend_idle_helper(sde_kms, dev);
  3005. goto unlock;
  3006. }
  3007. /* commit the "disable all" state */
  3008. ret = drm_atomic_commit(state);
  3009. if (ret < 0) {
  3010. DRM_ERROR("failed to disable crtcs, %d\n", ret);
  3011. goto unlock;
  3012. }
  3013. sde_kms->suspend_block = true;
  3014. _sde_kms_pm_suspend_idle_helper(sde_kms, dev);
  3015. unlock:
  3016. if (state) {
  3017. drm_atomic_state_put(state);
  3018. state = NULL;
  3019. }
  3020. if (ret == -EDEADLK) {
  3021. drm_modeset_backoff(&ctx);
  3022. goto retry;
  3023. }
  3024. drm_modeset_drop_locks(&ctx);
  3025. drm_modeset_acquire_fini(&ctx);
  3026. /*
  3027. * pm runtime driver avoids multiple runtime_suspend API call by
  3028. * checking runtime_status. However, this call helps when there is a
  3029. * race condition between pm_suspend call and doze_suspend/power_off
  3030. * commit. It removes the extra vote from suspend and adds it back
  3031. * later to allow power collapse during pm_suspend call
  3032. */
  3033. pm_runtime_put_sync(dev);
  3034. pm_runtime_get_noresume(dev);
  3035. /* dump clock state before entering suspend */
  3036. if (sde_kms->pm_suspend_clk_dump)
  3037. _sde_kms_dump_clks_state(sde_kms);
  3038. return ret;
  3039. }
  3040. static int sde_kms_pm_resume(struct device *dev)
  3041. {
  3042. struct drm_device *ddev;
  3043. struct sde_kms *sde_kms;
  3044. struct drm_modeset_acquire_ctx ctx;
  3045. int ret, i;
  3046. if (!dev)
  3047. return -EINVAL;
  3048. ddev = dev_get_drvdata(dev);
  3049. if (!ddev || !ddev_to_msm_kms(ddev))
  3050. return -EINVAL;
  3051. sde_kms = to_sde_kms(ddev_to_msm_kms(ddev));
  3052. SDE_EVT32(sde_kms->suspend_state != NULL);
  3053. drm_mode_config_reset(ddev);
  3054. drm_modeset_acquire_init(&ctx, 0);
  3055. retry:
  3056. ret = drm_modeset_lock_all_ctx(ddev, &ctx);
  3057. if (ret == -EDEADLK) {
  3058. drm_modeset_backoff(&ctx);
  3059. goto retry;
  3060. } else if (WARN_ON(ret)) {
  3061. goto end;
  3062. }
  3063. sde_kms->suspend_block = false;
  3064. if (sde_kms->suspend_state) {
  3065. sde_kms->suspend_state->acquire_ctx = &ctx;
  3066. for (i = 0; i < TEARDOWN_DEADLOCK_RETRY_MAX; i++) {
  3067. ret = drm_atomic_helper_commit_duplicated_state(
  3068. sde_kms->suspend_state, &ctx);
  3069. if (ret != -EDEADLK)
  3070. break;
  3071. drm_modeset_backoff(&ctx);
  3072. }
  3073. if (ret < 0)
  3074. DRM_ERROR("failed to restore state, %d\n", ret);
  3075. drm_atomic_state_put(sde_kms->suspend_state);
  3076. sde_kms->suspend_state = NULL;
  3077. }
  3078. end:
  3079. drm_modeset_drop_locks(&ctx);
  3080. drm_modeset_acquire_fini(&ctx);
  3081. /* enable hot-plug polling */
  3082. drm_kms_helper_poll_enable(ddev);
  3083. return 0;
  3084. }
  3085. static const struct msm_kms_funcs kms_funcs = {
  3086. .hw_init = sde_kms_hw_init,
  3087. .postinit = sde_kms_postinit,
  3088. .irq_preinstall = sde_irq_preinstall,
  3089. .irq_postinstall = sde_irq_postinstall,
  3090. .irq_uninstall = sde_irq_uninstall,
  3091. .irq = sde_irq,
  3092. .lastclose = sde_kms_lastclose,
  3093. .prepare_fence = sde_kms_prepare_fence,
  3094. .prepare_commit = sde_kms_prepare_commit,
  3095. .commit = sde_kms_commit,
  3096. .complete_commit = sde_kms_complete_commit,
  3097. .wait_for_crtc_commit_done = sde_kms_wait_for_commit_done,
  3098. .wait_for_tx_complete = sde_kms_wait_for_frame_transfer_complete,
  3099. .enable_vblank = sde_kms_enable_vblank,
  3100. .disable_vblank = sde_kms_disable_vblank,
  3101. .check_modified_format = sde_format_check_modified_format,
  3102. .atomic_check = sde_kms_atomic_check,
  3103. .get_format = sde_get_msm_format,
  3104. .round_pixclk = sde_kms_round_pixclk,
  3105. .display_early_wakeup = sde_kms_display_early_wakeup,
  3106. .pm_suspend = sde_kms_pm_suspend,
  3107. .pm_resume = sde_kms_pm_resume,
  3108. .destroy = sde_kms_destroy,
  3109. .debugfs_destroy = sde_kms_debugfs_destroy,
  3110. .cont_splash_config = sde_kms_cont_splash_config,
  3111. .register_events = _sde_kms_register_events,
  3112. .get_address_space = _sde_kms_get_address_space,
  3113. .get_address_space_device = _sde_kms_get_address_space_device,
  3114. .postopen = _sde_kms_post_open,
  3115. .check_for_splash = sde_kms_check_for_splash,
  3116. .get_mixer_count = sde_kms_get_mixer_count,
  3117. .get_dsc_count = sde_kms_get_dsc_count,
  3118. };
  3119. static int _sde_kms_mmu_destroy(struct sde_kms *sde_kms)
  3120. {
  3121. int i;
  3122. for (i = ARRAY_SIZE(sde_kms->aspace) - 1; i >= 0; i--) {
  3123. if (!sde_kms->aspace[i])
  3124. continue;
  3125. msm_gem_address_space_put(sde_kms->aspace[i]);
  3126. sde_kms->aspace[i] = NULL;
  3127. }
  3128. return 0;
  3129. }
  3130. static int _sde_kms_mmu_init(struct sde_kms *sde_kms)
  3131. {
  3132. struct msm_mmu *mmu;
  3133. int i, ret;
  3134. int early_map = 0;
  3135. if (!sde_kms || !sde_kms->dev || !sde_kms->dev->dev)
  3136. return -EINVAL;
  3137. for (i = 0; i < MSM_SMMU_DOMAIN_MAX; i++) {
  3138. struct msm_gem_address_space *aspace;
  3139. mmu = msm_smmu_new(sde_kms->dev->dev, i);
  3140. if (IS_ERR(mmu)) {
  3141. ret = PTR_ERR(mmu);
  3142. SDE_DEBUG("failed to init iommu id %d: rc:%d\n",
  3143. i, ret);
  3144. continue;
  3145. }
  3146. aspace = msm_gem_smmu_address_space_create(sde_kms->dev,
  3147. mmu, "sde");
  3148. if (IS_ERR(aspace)) {
  3149. ret = PTR_ERR(aspace);
  3150. mmu->funcs->destroy(mmu);
  3151. goto fail;
  3152. }
  3153. sde_kms->aspace[i] = aspace;
  3154. aspace->domain_attached = true;
  3155. /* Mapping splash memory block */
  3156. if ((i == MSM_SMMU_DOMAIN_UNSECURE) &&
  3157. sde_kms->splash_data.num_splash_regions) {
  3158. ret = _sde_kms_map_all_splash_regions(sde_kms);
  3159. if (ret) {
  3160. SDE_ERROR("failed to map ret:%d\n", ret);
  3161. goto fail;
  3162. }
  3163. }
  3164. /*
  3165. * disable early-map which would have been enabled during
  3166. * bootup by smmu through the device-tree hint for cont-spash
  3167. */
  3168. ret = mmu->funcs->set_attribute(mmu, DOMAIN_ATTR_EARLY_MAP,
  3169. &early_map);
  3170. if (ret) {
  3171. SDE_ERROR("failed to set_att ret:%d, early_map:%d\n",
  3172. ret, early_map);
  3173. goto early_map_fail;
  3174. }
  3175. }
  3176. sde_kms->base.aspace = sde_kms->aspace[0];
  3177. return 0;
  3178. early_map_fail:
  3179. _sde_kms_unmap_all_splash_regions(sde_kms);
  3180. fail:
  3181. _sde_kms_mmu_destroy(sde_kms);
  3182. return ret;
  3183. }
  3184. static void sde_kms_init_rot_sid_hw(struct sde_kms *sde_kms)
  3185. {
  3186. if (!sde_kms || !sde_kms->hw_sid || sde_in_trusted_vm(sde_kms))
  3187. return;
  3188. sde_hw_set_rotator_sid(sde_kms->hw_sid);
  3189. }
  3190. static void sde_kms_init_shared_hw(struct sde_kms *sde_kms)
  3191. {
  3192. if (!sde_kms || !sde_kms->hw_mdp || !sde_kms->catalog)
  3193. return;
  3194. if (sde_kms->hw_mdp->ops.reset_ubwc)
  3195. sde_kms->hw_mdp->ops.reset_ubwc(sde_kms->hw_mdp,
  3196. sde_kms->catalog);
  3197. }
  3198. static void _sde_kms_set_lutdma_vbif_remap(struct sde_kms *sde_kms)
  3199. {
  3200. struct sde_vbif_set_qos_params qos_params;
  3201. struct sde_mdss_cfg *catalog;
  3202. if (!sde_kms->catalog)
  3203. return;
  3204. catalog = sde_kms->catalog;
  3205. memset(&qos_params, 0, sizeof(qos_params));
  3206. qos_params.vbif_idx = catalog->dma_cfg.vbif_idx;
  3207. qos_params.xin_id = catalog->dma_cfg.xin_id;
  3208. qos_params.clk_ctrl = catalog->dma_cfg.clk_ctrl;
  3209. qos_params.client_type = VBIF_LUTDMA_CLIENT;
  3210. sde_vbif_set_qos_remap(sde_kms, &qos_params);
  3211. }
  3212. static int _sde_kms_active_override(struct sde_kms *sde_kms, bool enable)
  3213. {
  3214. struct sde_hw_uidle *uidle;
  3215. if (!sde_kms) {
  3216. SDE_ERROR("invalid kms\n");
  3217. return -EINVAL;
  3218. }
  3219. uidle = sde_kms->hw_uidle;
  3220. if (uidle && uidle->ops.active_override_enable)
  3221. uidle->ops.active_override_enable(uidle, enable);
  3222. return 0;
  3223. }
  3224. static void _sde_kms_update_pm_qos_irq_request(struct sde_kms *sde_kms)
  3225. {
  3226. struct device *cpu_dev;
  3227. int cpu = 0;
  3228. u32 cpu_irq_latency = sde_kms->catalog->perf.cpu_irq_latency;
  3229. if (cpumask_empty(&sde_kms->irq_cpu_mask)) {
  3230. SDE_DEBUG("%s: irq_cpu_mask is empty\n", __func__);
  3231. return;
  3232. }
  3233. for_each_cpu(cpu, &sde_kms->irq_cpu_mask) {
  3234. cpu_dev = get_cpu_device(cpu);
  3235. if (!cpu_dev) {
  3236. SDE_DEBUG("%s: failed to get cpu%d device\n", __func__,
  3237. cpu);
  3238. continue;
  3239. }
  3240. if (dev_pm_qos_request_active(&sde_kms->pm_qos_irq_req[cpu]))
  3241. dev_pm_qos_update_request(&sde_kms->pm_qos_irq_req[cpu],
  3242. cpu_irq_latency);
  3243. else
  3244. dev_pm_qos_add_request(cpu_dev,
  3245. &sde_kms->pm_qos_irq_req[cpu],
  3246. DEV_PM_QOS_RESUME_LATENCY,
  3247. cpu_irq_latency);
  3248. }
  3249. }
  3250. static void _sde_kms_remove_pm_qos_irq_request(struct sde_kms *sde_kms)
  3251. {
  3252. struct device *cpu_dev;
  3253. int cpu = 0;
  3254. if (cpumask_empty(&sde_kms->irq_cpu_mask)) {
  3255. SDE_DEBUG("%s: irq_cpu_mask is empty\n", __func__);
  3256. return;
  3257. }
  3258. for_each_cpu(cpu, &sde_kms->irq_cpu_mask) {
  3259. cpu_dev = get_cpu_device(cpu);
  3260. if (!cpu_dev) {
  3261. SDE_DEBUG("%s: failed to get cpu%d device\n", __func__,
  3262. cpu);
  3263. continue;
  3264. }
  3265. if (dev_pm_qos_request_active(&sde_kms->pm_qos_irq_req[cpu]))
  3266. dev_pm_qos_remove_request(
  3267. &sde_kms->pm_qos_irq_req[cpu]);
  3268. }
  3269. }
  3270. void sde_kms_cpu_vote_for_irq(struct sde_kms *sde_kms, bool enable)
  3271. {
  3272. struct msm_drm_private *priv = sde_kms->dev->dev_private;
  3273. mutex_lock(&priv->phandle.phandle_lock);
  3274. if (enable && atomic_inc_return(&sde_kms->irq_vote_count) == 1)
  3275. _sde_kms_update_pm_qos_irq_request(sde_kms);
  3276. else if (!enable && atomic_dec_return(&sde_kms->irq_vote_count) == 0)
  3277. _sde_kms_remove_pm_qos_irq_request(sde_kms);
  3278. mutex_unlock(&priv->phandle.phandle_lock);
  3279. }
  3280. static void sde_kms_irq_affinity_notify(
  3281. struct irq_affinity_notify *affinity_notify,
  3282. const cpumask_t *mask)
  3283. {
  3284. struct msm_drm_private *priv;
  3285. struct sde_kms *sde_kms = container_of(affinity_notify,
  3286. struct sde_kms, affinity_notify);
  3287. if (!sde_kms || !sde_kms->dev || !sde_kms->dev->dev_private)
  3288. return;
  3289. priv = sde_kms->dev->dev_private;
  3290. mutex_lock(&priv->phandle.phandle_lock);
  3291. _sde_kms_remove_pm_qos_irq_request(sde_kms);
  3292. // save irq cpu mask
  3293. sde_kms->irq_cpu_mask = *mask;
  3294. // request vote with updated irq cpu mask
  3295. if (atomic_read(&sde_kms->irq_vote_count))
  3296. _sde_kms_update_pm_qos_irq_request(sde_kms);
  3297. mutex_unlock(&priv->phandle.phandle_lock);
  3298. }
  3299. static void sde_kms_irq_affinity_release(struct kref *ref) {}
  3300. static void sde_kms_handle_power_event(u32 event_type, void *usr)
  3301. {
  3302. struct sde_kms *sde_kms = usr;
  3303. struct msm_kms *msm_kms;
  3304. msm_kms = &sde_kms->base;
  3305. if (!sde_kms)
  3306. return;
  3307. SDE_DEBUG("event_type:%d\n", event_type);
  3308. SDE_EVT32_VERBOSE(event_type);
  3309. if (event_type == SDE_POWER_EVENT_POST_ENABLE) {
  3310. sde_irq_update(msm_kms, true);
  3311. sde_kms->first_kickoff = true;
  3312. /**
  3313. * Rotator sid needs to be programmed since uefi doesn't
  3314. * configure it during continuous splash
  3315. */
  3316. sde_kms_init_rot_sid_hw(sde_kms);
  3317. if (sde_kms->splash_data.num_splash_displays ||
  3318. sde_in_trusted_vm(sde_kms))
  3319. return;
  3320. sde_vbif_init_memtypes(sde_kms);
  3321. sde_kms_init_shared_hw(sde_kms);
  3322. _sde_kms_set_lutdma_vbif_remap(sde_kms);
  3323. } else if (event_type == SDE_POWER_EVENT_PRE_DISABLE) {
  3324. sde_irq_update(msm_kms, false);
  3325. sde_kms->first_kickoff = false;
  3326. if (sde_in_trusted_vm(sde_kms))
  3327. return;
  3328. _sde_kms_active_override(sde_kms, true);
  3329. if (!is_sde_rsc_available(SDE_RSC_INDEX))
  3330. sde_vbif_axi_halt_request(sde_kms);
  3331. }
  3332. }
  3333. #define genpd_to_sde_kms(domain) container_of(domain, struct sde_kms, genpd)
  3334. static int sde_kms_pd_enable(struct generic_pm_domain *genpd)
  3335. {
  3336. struct sde_kms *sde_kms = genpd_to_sde_kms(genpd);
  3337. int rc = -EINVAL;
  3338. SDE_DEBUG("\n");
  3339. rc = pm_runtime_get_sync(sde_kms->dev->dev);
  3340. if (rc > 0)
  3341. rc = 0;
  3342. SDE_EVT32(rc, genpd->device_count);
  3343. return rc;
  3344. }
  3345. static int sde_kms_pd_disable(struct generic_pm_domain *genpd)
  3346. {
  3347. struct sde_kms *sde_kms = genpd_to_sde_kms(genpd);
  3348. SDE_DEBUG("\n");
  3349. pm_runtime_put_sync(sde_kms->dev->dev);
  3350. SDE_EVT32(genpd->device_count);
  3351. return 0;
  3352. }
  3353. static int _sde_kms_get_splash_data(struct sde_kms *sde_kms,
  3354. struct sde_splash_data *data)
  3355. {
  3356. int i = 0;
  3357. int ret = 0;
  3358. struct device_node *parent, *node, *node1;
  3359. struct resource r, r1;
  3360. const char *node_name = "splash_region";
  3361. struct sde_splash_mem *mem;
  3362. bool share_splash_mem = false;
  3363. int num_displays, num_regions;
  3364. struct sde_splash_display *splash_display;
  3365. if (!data)
  3366. return -EINVAL;
  3367. memset(data, 0, sizeof(*data));
  3368. parent = of_find_node_by_path("/reserved-memory");
  3369. if (!parent) {
  3370. SDE_ERROR("failed to find reserved-memory node\n");
  3371. return -EINVAL;
  3372. }
  3373. node = of_find_node_by_name(parent, node_name);
  3374. if (!node) {
  3375. SDE_DEBUG("failed to find node %s\n", node_name);
  3376. return -EINVAL;
  3377. }
  3378. node1 = of_find_node_by_name(NULL, "disp_rdump_region");
  3379. if (!node1)
  3380. SDE_DEBUG("failed to find disp ramdump memory reservation\n");
  3381. /**
  3382. * Support sharing a single splash memory for all the built in displays
  3383. * and also independent splash region per displays. Incase of
  3384. * independent splash region for each connected display, dtsi node of
  3385. * cont_splash_region should be collection of all memory regions
  3386. * Ex: <r1.start r1.end r2.start r2.end ... rn.start, rn.end>
  3387. */
  3388. num_displays = dsi_display_get_num_of_displays();
  3389. num_regions = of_property_count_u64_elems(node, "reg") / 2;
  3390. data->num_splash_displays = num_displays;
  3391. SDE_DEBUG("splash mem num_regions:%d\n", num_regions);
  3392. if (num_displays > num_regions) {
  3393. share_splash_mem = true;
  3394. pr_info(":%d displays share same splash buf\n", num_displays);
  3395. }
  3396. for (i = 0; i < num_displays; i++) {
  3397. splash_display = &data->splash_display[i];
  3398. if (!i || !share_splash_mem) {
  3399. if (of_address_to_resource(node, i, &r)) {
  3400. SDE_ERROR("invalid data for:%s\n", node_name);
  3401. return -EINVAL;
  3402. }
  3403. mem = &data->splash_mem[i];
  3404. if (!node1 || of_address_to_resource(node1, i, &r1)) {
  3405. SDE_DEBUG("failed to find ramdump memory\n");
  3406. mem->ramdump_base = 0;
  3407. mem->ramdump_size = 0;
  3408. } else {
  3409. mem->ramdump_base = (unsigned long)r1.start;
  3410. mem->ramdump_size = (r1.end - r1.start) + 1;
  3411. }
  3412. mem->splash_buf_base = (unsigned long)r.start;
  3413. mem->splash_buf_size = (r.end - r.start) + 1;
  3414. mem->ref_cnt = 0;
  3415. splash_display->splash = mem;
  3416. data->num_splash_regions++;
  3417. } else {
  3418. data->splash_display[i].splash = &data->splash_mem[0];
  3419. }
  3420. SDE_DEBUG("splash mem for disp:%d add:%lx size:%x\n", (i + 1),
  3421. splash_display->splash->splash_buf_base,
  3422. splash_display->splash->splash_buf_size);
  3423. }
  3424. sde_kms->splash_data.type = SDE_SPLASH_HANDOFF;
  3425. return ret;
  3426. }
  3427. static int _sde_kms_hw_init_ioremap(struct sde_kms *sde_kms,
  3428. struct platform_device *platformdev)
  3429. {
  3430. int rc = -EINVAL;
  3431. sde_kms->mmio = msm_ioremap(platformdev, "mdp_phys", "mdp_phys");
  3432. if (IS_ERR(sde_kms->mmio)) {
  3433. rc = PTR_ERR(sde_kms->mmio);
  3434. SDE_ERROR("mdp register memory map failed: %d\n", rc);
  3435. sde_kms->mmio = NULL;
  3436. goto error;
  3437. }
  3438. DRM_INFO("mapped mdp address space @%pK\n", sde_kms->mmio);
  3439. sde_kms->mmio_len = msm_iomap_size(platformdev, "mdp_phys");
  3440. rc = sde_dbg_reg_register_base(SDE_DBG_NAME, sde_kms->mmio,
  3441. sde_kms->mmio_len);
  3442. if (rc)
  3443. SDE_ERROR("dbg base register kms failed: %d\n", rc);
  3444. sde_kms->vbif[VBIF_RT] = msm_ioremap(platformdev, "vbif_phys",
  3445. "vbif_phys");
  3446. if (IS_ERR(sde_kms->vbif[VBIF_RT])) {
  3447. rc = PTR_ERR(sde_kms->vbif[VBIF_RT]);
  3448. SDE_ERROR("vbif register memory map failed: %d\n", rc);
  3449. sde_kms->vbif[VBIF_RT] = NULL;
  3450. goto error;
  3451. }
  3452. sde_kms->vbif_len[VBIF_RT] = msm_iomap_size(platformdev,
  3453. "vbif_phys");
  3454. rc = sde_dbg_reg_register_base("vbif_rt", sde_kms->vbif[VBIF_RT],
  3455. sde_kms->vbif_len[VBIF_RT]);
  3456. if (rc)
  3457. SDE_ERROR("dbg base register vbif_rt failed: %d\n", rc);
  3458. sde_kms->vbif[VBIF_NRT] = msm_ioremap(platformdev, "vbif_nrt_phys",
  3459. "vbif_nrt_phys");
  3460. if (IS_ERR(sde_kms->vbif[VBIF_NRT])) {
  3461. sde_kms->vbif[VBIF_NRT] = NULL;
  3462. SDE_DEBUG("VBIF NRT is not defined");
  3463. } else {
  3464. sde_kms->vbif_len[VBIF_NRT] = msm_iomap_size(platformdev,
  3465. "vbif_nrt_phys");
  3466. rc = sde_dbg_reg_register_base("vbif_nrt",
  3467. sde_kms->vbif[VBIF_NRT],
  3468. sde_kms->vbif_len[VBIF_NRT]);
  3469. if (rc)
  3470. SDE_ERROR("dbg base register vbif_nrt failed: %d\n",
  3471. rc);
  3472. }
  3473. sde_kms->reg_dma = msm_ioremap(platformdev, "regdma_phys",
  3474. "regdma_phys");
  3475. if (IS_ERR(sde_kms->reg_dma)) {
  3476. sde_kms->reg_dma = NULL;
  3477. SDE_DEBUG("REG_DMA is not defined");
  3478. } else {
  3479. sde_kms->reg_dma_len = msm_iomap_size(platformdev,
  3480. "regdma_phys");
  3481. rc = sde_dbg_reg_register_base("reg_dma",
  3482. sde_kms->reg_dma,
  3483. sde_kms->reg_dma_len);
  3484. if (rc)
  3485. SDE_ERROR("dbg base register reg_dma failed: %d\n",
  3486. rc);
  3487. }
  3488. sde_kms->sid = msm_ioremap(platformdev, "sid_phys",
  3489. "sid_phys");
  3490. if (IS_ERR(sde_kms->sid)) {
  3491. SDE_DEBUG("sid register is not defined: %d\n", rc);
  3492. sde_kms->sid = NULL;
  3493. } else {
  3494. sde_kms->sid_len = msm_iomap_size(platformdev, "sid_phys");
  3495. rc = sde_dbg_reg_register_base("sid", sde_kms->sid,
  3496. sde_kms->sid_len);
  3497. if (rc)
  3498. SDE_ERROR("dbg base register sid failed: %d\n", rc);
  3499. }
  3500. error:
  3501. return rc;
  3502. }
  3503. static int _sde_kms_hw_init_power_helper(struct drm_device *dev,
  3504. struct sde_kms *sde_kms)
  3505. {
  3506. int rc = 0;
  3507. if (of_find_property(dev->dev->of_node, "#power-domain-cells", NULL)) {
  3508. sde_kms->genpd.name = dev->unique;
  3509. sde_kms->genpd.power_off = sde_kms_pd_disable;
  3510. sde_kms->genpd.power_on = sde_kms_pd_enable;
  3511. rc = pm_genpd_init(&sde_kms->genpd, NULL, true);
  3512. if (rc < 0) {
  3513. SDE_ERROR("failed to init genpd provider %s: %d\n",
  3514. sde_kms->genpd.name, rc);
  3515. return rc;
  3516. }
  3517. rc = of_genpd_add_provider_simple(dev->dev->of_node,
  3518. &sde_kms->genpd);
  3519. if (rc < 0) {
  3520. SDE_ERROR("failed to add genpd provider %s: %d\n",
  3521. sde_kms->genpd.name, rc);
  3522. pm_genpd_remove(&sde_kms->genpd);
  3523. return rc;
  3524. }
  3525. sde_kms->genpd_init = true;
  3526. SDE_DEBUG("added genpd provider %s\n", sde_kms->genpd.name);
  3527. }
  3528. return rc;
  3529. }
  3530. static int _sde_kms_hw_init_blocks(struct sde_kms *sde_kms,
  3531. struct drm_device *dev,
  3532. struct msm_drm_private *priv)
  3533. {
  3534. struct sde_rm *rm = NULL;
  3535. int i, rc = -EINVAL;
  3536. sde_kms->catalog = sde_hw_catalog_init(dev);
  3537. if (IS_ERR_OR_NULL(sde_kms->catalog)) {
  3538. rc = PTR_ERR(sde_kms->catalog);
  3539. if (!sde_kms->catalog)
  3540. rc = -EINVAL;
  3541. SDE_ERROR("catalog init failed: %d\n", rc);
  3542. sde_kms->catalog = NULL;
  3543. goto power_error;
  3544. }
  3545. sde_kms->core_rev = sde_kms->catalog->hwversion;
  3546. pr_info("sde hardware revision:0x%x\n", sde_kms->core_rev);
  3547. /* initialize power domain if defined */
  3548. rc = _sde_kms_hw_init_power_helper(dev, sde_kms);
  3549. if (rc) {
  3550. SDE_ERROR("_sde_kms_hw_init_power_helper failed: %d\n", rc);
  3551. goto genpd_err;
  3552. }
  3553. rc = _sde_kms_mmu_init(sde_kms);
  3554. if (rc) {
  3555. SDE_ERROR("sde_kms_mmu_init failed: %d\n", rc);
  3556. goto power_error;
  3557. }
  3558. /* Initialize reg dma block which is a singleton */
  3559. rc = sde_reg_dma_init(sde_kms->reg_dma, sde_kms->catalog,
  3560. sde_kms->dev);
  3561. if (rc) {
  3562. SDE_ERROR("failed: reg dma init failed\n");
  3563. goto power_error;
  3564. }
  3565. sde_dbg_init_dbg_buses(sde_kms->core_rev);
  3566. rm = &sde_kms->rm;
  3567. rc = sde_rm_init(rm, sde_kms->catalog, sde_kms->mmio,
  3568. sde_kms->dev);
  3569. if (rc) {
  3570. SDE_ERROR("rm init failed: %d\n", rc);
  3571. goto power_error;
  3572. }
  3573. sde_kms->rm_init = true;
  3574. sde_kms->hw_intr = sde_hw_intr_init(sde_kms->mmio, sde_kms->catalog);
  3575. if (IS_ERR_OR_NULL(sde_kms->hw_intr)) {
  3576. rc = PTR_ERR(sde_kms->hw_intr);
  3577. SDE_ERROR("hw_intr init failed: %d\n", rc);
  3578. sde_kms->hw_intr = NULL;
  3579. goto hw_intr_init_err;
  3580. }
  3581. /*
  3582. * Attempt continuous splash handoff only if reserved
  3583. * splash memory is found & release resources on any error
  3584. * in finding display hw config in splash
  3585. */
  3586. if (sde_kms->splash_data.num_splash_regions) {
  3587. struct sde_splash_display *display;
  3588. int ret, display_count =
  3589. sde_kms->splash_data.num_splash_displays;
  3590. ret = sde_rm_cont_splash_res_init(priv, &sde_kms->rm,
  3591. &sde_kms->splash_data, sde_kms->catalog);
  3592. for (i = 0; i < display_count; i++) {
  3593. display = &sde_kms->splash_data.splash_display[i];
  3594. /*
  3595. * free splash region on resource init failure and
  3596. * cont-splash disabled case
  3597. */
  3598. if (!display->cont_splash_enabled || ret)
  3599. _sde_kms_free_splash_display_data(
  3600. sde_kms, display);
  3601. }
  3602. }
  3603. sde_kms->hw_mdp = sde_rm_get_mdp(&sde_kms->rm);
  3604. if (IS_ERR_OR_NULL(sde_kms->hw_mdp)) {
  3605. rc = PTR_ERR(sde_kms->hw_mdp);
  3606. if (!sde_kms->hw_mdp)
  3607. rc = -EINVAL;
  3608. SDE_ERROR("failed to get hw_mdp: %d\n", rc);
  3609. sde_kms->hw_mdp = NULL;
  3610. goto power_error;
  3611. }
  3612. for (i = 0; i < sde_kms->catalog->vbif_count; i++) {
  3613. u32 vbif_idx = sde_kms->catalog->vbif[i].id;
  3614. sde_kms->hw_vbif[i] = sde_hw_vbif_init(vbif_idx,
  3615. sde_kms->vbif[vbif_idx], sde_kms->catalog);
  3616. if (IS_ERR_OR_NULL(sde_kms->hw_vbif[vbif_idx])) {
  3617. rc = PTR_ERR(sde_kms->hw_vbif[vbif_idx]);
  3618. if (!sde_kms->hw_vbif[vbif_idx])
  3619. rc = -EINVAL;
  3620. SDE_ERROR("failed to init vbif %d: %d\n", vbif_idx, rc);
  3621. sde_kms->hw_vbif[vbif_idx] = NULL;
  3622. goto power_error;
  3623. }
  3624. }
  3625. if (sde_kms->catalog->uidle_cfg.uidle_rev) {
  3626. sde_kms->hw_uidle = sde_hw_uidle_init(UIDLE, sde_kms->mmio,
  3627. sde_kms->mmio_len, sde_kms->catalog);
  3628. if (IS_ERR_OR_NULL(sde_kms->hw_uidle)) {
  3629. rc = PTR_ERR(sde_kms->hw_uidle);
  3630. if (!sde_kms->hw_uidle)
  3631. rc = -EINVAL;
  3632. /* uidle is optional, so do not make it a fatal error */
  3633. SDE_ERROR("failed to init uidle rc:%d\n", rc);
  3634. sde_kms->hw_uidle = NULL;
  3635. rc = 0;
  3636. }
  3637. } else {
  3638. sde_kms->hw_uidle = NULL;
  3639. }
  3640. if (sde_kms->sid) {
  3641. sde_kms->hw_sid = sde_hw_sid_init(sde_kms->sid,
  3642. sde_kms->sid_len, sde_kms->catalog);
  3643. if (IS_ERR_OR_NULL(sde_kms->hw_sid)) {
  3644. rc = PTR_ERR(sde_kms->hw_sid);
  3645. SDE_ERROR("failed to init sid %ld\n", rc);
  3646. sde_kms->hw_sid = NULL;
  3647. goto power_error;
  3648. }
  3649. }
  3650. rc = sde_core_perf_init(&sde_kms->perf, dev, sde_kms->catalog,
  3651. &priv->phandle, "core_clk");
  3652. if (rc) {
  3653. SDE_ERROR("failed to init perf %d\n", rc);
  3654. goto perf_err;
  3655. }
  3656. /*
  3657. * _sde_kms_drm_obj_init should create the DRM related objects
  3658. * i.e. CRTCs, planes, encoders, connectors and so forth
  3659. */
  3660. rc = _sde_kms_drm_obj_init(sde_kms);
  3661. if (rc) {
  3662. SDE_ERROR("modeset init failed: %d\n", rc);
  3663. goto drm_obj_init_err;
  3664. }
  3665. return 0;
  3666. genpd_err:
  3667. drm_obj_init_err:
  3668. sde_core_perf_destroy(&sde_kms->perf);
  3669. hw_intr_init_err:
  3670. perf_err:
  3671. power_error:
  3672. return rc;
  3673. }
  3674. int sde_kms_get_io_resources(struct sde_kms *sde_kms, struct msm_io_res *io_res)
  3675. {
  3676. struct platform_device *pdev = to_platform_device(sde_kms->dev->dev);
  3677. int rc = 0;
  3678. rc = msm_dss_get_io_mem(pdev, &io_res->mem);
  3679. if (rc) {
  3680. SDE_ERROR("failed to get io mem for KMS, rc = %d\n", rc);
  3681. return rc;
  3682. }
  3683. rc = msm_dss_get_pmic_io_mem(pdev, &io_res->mem);
  3684. if (rc) {
  3685. SDE_ERROR("failed to get io mem for pmic, rc:%d\n", rc);
  3686. return rc;
  3687. }
  3688. rc = msm_dss_get_io_irq(pdev, &io_res->irq, HH_IRQ_LABEL_SDE);
  3689. if (rc) {
  3690. SDE_ERROR("failed to get io irq for KMS");
  3691. return rc;
  3692. }
  3693. return rc;
  3694. }
  3695. static int sde_kms_hw_init(struct msm_kms *kms)
  3696. {
  3697. struct sde_kms *sde_kms;
  3698. struct drm_device *dev;
  3699. struct msm_drm_private *priv;
  3700. struct platform_device *platformdev;
  3701. int i, irq_num, rc = -EINVAL;
  3702. if (!kms) {
  3703. SDE_ERROR("invalid kms\n");
  3704. goto end;
  3705. }
  3706. sde_kms = to_sde_kms(kms);
  3707. dev = sde_kms->dev;
  3708. if (!dev || !dev->dev) {
  3709. SDE_ERROR("invalid device\n");
  3710. goto end;
  3711. }
  3712. platformdev = to_platform_device(dev->dev);
  3713. priv = dev->dev_private;
  3714. if (!priv) {
  3715. SDE_ERROR("invalid private data\n");
  3716. goto end;
  3717. }
  3718. rc = _sde_kms_hw_init_ioremap(sde_kms, platformdev);
  3719. if (rc)
  3720. goto error;
  3721. rc = _sde_kms_get_splash_data(sde_kms, &sde_kms->splash_data);
  3722. if (rc)
  3723. SDE_DEBUG("sde splash data fetch failed: %d\n", rc);
  3724. rc = _sde_kms_hw_init_blocks(sde_kms, dev, priv);
  3725. if (rc)
  3726. goto error;
  3727. dev->mode_config.min_width = sde_kms->catalog->min_display_width;
  3728. dev->mode_config.min_height = sde_kms->catalog->min_display_height;
  3729. dev->mode_config.max_width = sde_kms->catalog->max_display_width;
  3730. dev->mode_config.max_height = sde_kms->catalog->max_display_height;
  3731. mutex_init(&sde_kms->secure_transition_lock);
  3732. atomic_set(&sde_kms->detach_sec_cb, 0);
  3733. atomic_set(&sde_kms->detach_all_cb, 0);
  3734. atomic_set(&sde_kms->irq_vote_count, 0);
  3735. /*
  3736. * Support format modifiers for compression etc.
  3737. */
  3738. dev->mode_config.allow_fb_modifiers = true;
  3739. /*
  3740. * Handle (re)initializations during power enable
  3741. */
  3742. sde_kms_handle_power_event(SDE_POWER_EVENT_POST_ENABLE, sde_kms);
  3743. sde_kms->power_event = sde_power_handle_register_event(&priv->phandle,
  3744. SDE_POWER_EVENT_POST_ENABLE |
  3745. SDE_POWER_EVENT_PRE_DISABLE,
  3746. sde_kms_handle_power_event, sde_kms, "kms");
  3747. if (sde_kms->splash_data.num_splash_displays) {
  3748. SDE_DEBUG("Skipping MDP Resources disable\n");
  3749. } else {
  3750. for (i = 0; i < SDE_POWER_HANDLE_DBUS_ID_MAX; i++)
  3751. sde_power_data_bus_set_quota(&priv->phandle, i,
  3752. SDE_POWER_HANDLE_ENABLE_BUS_AB_QUOTA,
  3753. SDE_POWER_HANDLE_ENABLE_BUS_IB_QUOTA);
  3754. pm_runtime_put_sync(sde_kms->dev->dev);
  3755. }
  3756. sde_kms->affinity_notify.notify = sde_kms_irq_affinity_notify;
  3757. sde_kms->affinity_notify.release = sde_kms_irq_affinity_release;
  3758. irq_num = platform_get_irq(to_platform_device(sde_kms->dev->dev), 0);
  3759. SDE_DEBUG("Registering for notification of irq_num: %d\n", irq_num);
  3760. irq_set_affinity_notifier(irq_num, &sde_kms->affinity_notify);
  3761. if (sde_in_trusted_vm(sde_kms))
  3762. rc = sde_vm_trusted_init(sde_kms);
  3763. else
  3764. rc = sde_vm_primary_init(sde_kms);
  3765. if (rc) {
  3766. SDE_ERROR("failed to initialize VM ops, rc: %d\n", rc);
  3767. goto error;
  3768. }
  3769. return 0;
  3770. error:
  3771. _sde_kms_hw_destroy(sde_kms, platformdev);
  3772. end:
  3773. return rc;
  3774. }
  3775. struct msm_kms *sde_kms_init(struct drm_device *dev)
  3776. {
  3777. struct msm_drm_private *priv;
  3778. struct sde_kms *sde_kms;
  3779. if (!dev || !dev->dev_private) {
  3780. SDE_ERROR("drm device node invalid\n");
  3781. return ERR_PTR(-EINVAL);
  3782. }
  3783. priv = dev->dev_private;
  3784. sde_kms = kzalloc(sizeof(*sde_kms), GFP_KERNEL);
  3785. if (!sde_kms) {
  3786. SDE_ERROR("failed to allocate sde kms\n");
  3787. return ERR_PTR(-ENOMEM);
  3788. }
  3789. msm_kms_init(&sde_kms->base, &kms_funcs);
  3790. sde_kms->dev = dev;
  3791. return &sde_kms->base;
  3792. }
  3793. void sde_kms_vm_trusted_resource_deinit(struct sde_kms *sde_kms)
  3794. {
  3795. struct dsi_display *display;
  3796. struct sde_splash_display *handoff_display;
  3797. int i;
  3798. for (i = 0; i < sde_kms->dsi_display_count; i++) {
  3799. handoff_display = &sde_kms->splash_data.splash_display[i];
  3800. display = (struct dsi_display *)sde_kms->dsi_displays[i];
  3801. if (handoff_display->cont_splash_enabled)
  3802. _sde_kms_free_splash_display_data(sde_kms,
  3803. handoff_display);
  3804. dsi_display_set_active_state(display, false);
  3805. }
  3806. memset(&sde_kms->splash_data, 0, sizeof(struct sde_splash_data));
  3807. }
  3808. int sde_kms_vm_trusted_resource_init(struct sde_kms *sde_kms,
  3809. struct drm_atomic_state *state)
  3810. {
  3811. struct drm_device *dev;
  3812. struct msm_drm_private *priv;
  3813. struct sde_splash_display *handoff_display;
  3814. struct dsi_display *display;
  3815. int ret, i;
  3816. if (!sde_kms || !sde_kms->dev || !sde_kms->dev->dev_private) {
  3817. SDE_ERROR("invalid params\n");
  3818. return -EINVAL;
  3819. }
  3820. dev = sde_kms->dev;
  3821. priv = dev->dev_private;
  3822. sde_kms->splash_data.type = SDE_VM_HANDOFF;
  3823. sde_kms->splash_data.num_splash_displays = sde_kms->dsi_display_count;
  3824. ret = sde_rm_cont_splash_res_init(priv, &sde_kms->rm,
  3825. &sde_kms->splash_data, sde_kms->catalog);
  3826. if (ret) {
  3827. SDE_ERROR("invalid cont splash init, ret:%d\n", ret);
  3828. return -EINVAL;
  3829. }
  3830. for (i = 0; i < sde_kms->dsi_display_count; i++) {
  3831. handoff_display = &sde_kms->splash_data.splash_display[i];
  3832. display = (struct dsi_display *)sde_kms->dsi_displays[i];
  3833. if (!handoff_display->cont_splash_enabled || ret)
  3834. _sde_kms_free_splash_display_data(sde_kms,
  3835. handoff_display);
  3836. else
  3837. dsi_display_set_active_state(display, true);
  3838. }
  3839. if (sde_kms->splash_data.num_splash_displays != 1) {
  3840. SDE_ERROR("no. of displays not supported:%d\n",
  3841. sde_kms->splash_data.num_splash_displays);
  3842. goto error;
  3843. }
  3844. ret = sde_kms_cont_splash_config(&sde_kms->base, state);
  3845. if (ret) {
  3846. SDE_ERROR("error in setting handoff configs\n");
  3847. goto error;
  3848. }
  3849. /**
  3850. * fill-in vote for the continuous splash hanodff path, which will be
  3851. * removed on the successful first commit.
  3852. */
  3853. pm_runtime_get_sync(sde_kms->dev->dev);
  3854. return 0;
  3855. error:
  3856. return ret;
  3857. }
  3858. static int _sde_kms_register_events(struct msm_kms *kms,
  3859. struct drm_mode_object *obj, u32 event, bool en)
  3860. {
  3861. int ret = 0;
  3862. struct drm_crtc *crtc = NULL;
  3863. struct drm_connector *conn = NULL;
  3864. struct sde_kms *sde_kms = NULL;
  3865. struct sde_vm_ops *vm_ops;
  3866. if (!kms || !obj) {
  3867. SDE_ERROR("invalid argument kms %pK obj %pK\n", kms, obj);
  3868. return -EINVAL;
  3869. }
  3870. sde_kms = to_sde_kms(kms);
  3871. vm_ops = sde_vm_get_ops(sde_kms);
  3872. sde_vm_lock(sde_kms);
  3873. if (vm_ops && vm_ops->vm_owns_hw && !vm_ops->vm_owns_hw(sde_kms)) {
  3874. sde_vm_unlock(sde_kms);
  3875. DRM_INFO("HW is owned by other VM\n");
  3876. return -EACCES;
  3877. }
  3878. switch (obj->type) {
  3879. case DRM_MODE_OBJECT_CRTC:
  3880. crtc = obj_to_crtc(obj);
  3881. ret = sde_crtc_register_custom_event(sde_kms, crtc, event, en);
  3882. break;
  3883. case DRM_MODE_OBJECT_CONNECTOR:
  3884. conn = obj_to_connector(obj);
  3885. ret = sde_connector_register_custom_event(sde_kms, conn, event,
  3886. en);
  3887. break;
  3888. }
  3889. sde_vm_unlock(sde_kms);
  3890. return ret;
  3891. }
  3892. int sde_kms_handle_recovery(struct drm_encoder *encoder)
  3893. {
  3894. SDE_EVT32(DRMID(encoder), MSM_ENC_ACTIVE_REGION);
  3895. return sde_encoder_wait_for_event(encoder, MSM_ENC_ACTIVE_REGION);
  3896. }