dp_rx.h 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #ifndef _DP_RX_H
  19. #define _DP_RX_H
  20. #include "hal_rx.h"
  21. #include "dp_tx.h"
  22. #include "dp_peer.h"
  23. #include "dp_internal.h"
  24. #ifdef RXDMA_OPTIMIZATION
  25. #define RX_BUFFER_ALIGNMENT 128
  26. #else /* RXDMA_OPTIMIZATION */
  27. #define RX_BUFFER_ALIGNMENT 4
  28. #endif /* RXDMA_OPTIMIZATION */
  29. #ifdef QCA_HOST2FW_RXBUF_RING
  30. #define DP_WBM2SW_RBM HAL_RX_BUF_RBM_SW1_BM
  31. #else
  32. #define DP_WBM2SW_RBM HAL_RX_BUF_RBM_SW3_BM
  33. #endif
  34. #define RX_BUFFER_SIZE 2048
  35. #define RX_BUFFER_RESERVATION 0
  36. #define DP_PEER_METADATA_PEER_ID_MASK 0x0000ffff
  37. #define DP_PEER_METADATA_PEER_ID_SHIFT 0
  38. #define DP_PEER_METADATA_VDEV_ID_MASK 0x00070000
  39. #define DP_PEER_METADATA_VDEV_ID_SHIFT 16
  40. #define DP_PEER_METADATA_PEER_ID_GET(_peer_metadata) \
  41. (((_peer_metadata) & DP_PEER_METADATA_PEER_ID_MASK) \
  42. >> DP_PEER_METADATA_PEER_ID_SHIFT)
  43. #define DP_PEER_METADATA_ID_GET(_peer_metadata) \
  44. (((_peer_metadata) & DP_PEER_METADATA_VDEV_ID_MASK) \
  45. >> DP_PEER_METADATA_VDEV_ID_SHIFT)
  46. #define DP_RX_DESC_MAGIC 0xdec0de
  47. /**
  48. * struct dp_rx_desc
  49. *
  50. * @nbuf : VA of the "skb" posted
  51. * @rx_buf_start : VA of the original Rx buffer, before
  52. * movement of any skb->data pointer
  53. * @cookie : index into the sw array which holds
  54. * the sw Rx descriptors
  55. * Cookie space is 21 bits:
  56. * lower 18 bits -- index
  57. * upper 3 bits -- pool_id
  58. * @pool_id : pool Id for which this allocated.
  59. * Can only be used if there is no flow
  60. * steering
  61. * @in_use rx_desc is in use
  62. * @unmapped used to mark rx_desc an unmapped if the corresponding
  63. * nbuf is already unmapped
  64. */
  65. struct dp_rx_desc {
  66. qdf_nbuf_t nbuf;
  67. uint8_t *rx_buf_start;
  68. uint32_t cookie;
  69. uint8_t pool_id;
  70. #ifdef RX_DESC_DEBUG_CHECK
  71. uint32_t magic;
  72. #endif
  73. uint8_t in_use:1,
  74. unmapped:1;
  75. };
  76. #define RX_DESC_COOKIE_INDEX_SHIFT 0
  77. #define RX_DESC_COOKIE_INDEX_MASK 0x3ffff /* 18 bits */
  78. #define RX_DESC_COOKIE_POOL_ID_SHIFT 18
  79. #define RX_DESC_COOKIE_POOL_ID_MASK 0x1c0000
  80. #define DP_RX_DESC_COOKIE_POOL_ID_GET(_cookie) \
  81. (((_cookie) & RX_DESC_COOKIE_POOL_ID_MASK) >> \
  82. RX_DESC_COOKIE_POOL_ID_SHIFT)
  83. #define DP_RX_DESC_COOKIE_INDEX_GET(_cookie) \
  84. (((_cookie) & RX_DESC_COOKIE_INDEX_MASK) >> \
  85. RX_DESC_COOKIE_INDEX_SHIFT)
  86. /*
  87. *dp_rx_xor_block() - xor block of data
  88. *@b: destination data block
  89. *@a: source data block
  90. *@len: length of the data to process
  91. *
  92. *Returns: None
  93. */
  94. static inline void dp_rx_xor_block(uint8_t *b, const uint8_t *a, qdf_size_t len)
  95. {
  96. qdf_size_t i;
  97. for (i = 0; i < len; i++)
  98. b[i] ^= a[i];
  99. }
  100. /*
  101. *dp_rx_rotl() - rotate the bits left
  102. *@val: unsigned integer input value
  103. *@bits: number of bits
  104. *
  105. *Returns: Integer with left rotated by number of 'bits'
  106. */
  107. static inline uint32_t dp_rx_rotl(uint32_t val, int bits)
  108. {
  109. return (val << bits) | (val >> (32 - bits));
  110. }
  111. /*
  112. *dp_rx_rotr() - rotate the bits right
  113. *@val: unsigned integer input value
  114. *@bits: number of bits
  115. *
  116. *Returns: Integer with right rotated by number of 'bits'
  117. */
  118. static inline uint32_t dp_rx_rotr(uint32_t val, int bits)
  119. {
  120. return (val >> bits) | (val << (32 - bits));
  121. }
  122. /*
  123. * dp_set_rx_queue() - set queue_mapping in skb
  124. * @nbuf: skb
  125. * @queue_id: rx queue_id
  126. *
  127. * Return: void
  128. */
  129. #ifdef QCA_OL_RX_MULTIQ_SUPPORT
  130. static inline void dp_set_rx_queue(qdf_nbuf_t nbuf, uint8_t queue_id)
  131. {
  132. qdf_nbuf_record_rx_queue(nbuf, queue_id);
  133. return;
  134. }
  135. #else
  136. static inline void dp_set_rx_queue(qdf_nbuf_t nbuf, uint8_t queue_id)
  137. {
  138. }
  139. #endif
  140. /*
  141. *dp_rx_xswap() - swap the bits left
  142. *@val: unsigned integer input value
  143. *
  144. *Returns: Integer with bits swapped
  145. */
  146. static inline uint32_t dp_rx_xswap(uint32_t val)
  147. {
  148. return ((val & 0x00ff00ff) << 8) | ((val & 0xff00ff00) >> 8);
  149. }
  150. /*
  151. *dp_rx_get_le32_split() - get little endian 32 bits split
  152. *@b0: byte 0
  153. *@b1: byte 1
  154. *@b2: byte 2
  155. *@b3: byte 3
  156. *
  157. *Returns: Integer with split little endian 32 bits
  158. */
  159. static inline uint32_t dp_rx_get_le32_split(uint8_t b0, uint8_t b1, uint8_t b2,
  160. uint8_t b3)
  161. {
  162. return b0 | (b1 << 8) | (b2 << 16) | (b3 << 24);
  163. }
  164. /*
  165. *dp_rx_get_le32() - get little endian 32 bits
  166. *@b0: byte 0
  167. *@b1: byte 1
  168. *@b2: byte 2
  169. *@b3: byte 3
  170. *
  171. *Returns: Integer with little endian 32 bits
  172. */
  173. static inline uint32_t dp_rx_get_le32(const uint8_t *p)
  174. {
  175. return dp_rx_get_le32_split(p[0], p[1], p[2], p[3]);
  176. }
  177. /*
  178. * dp_rx_put_le32() - put little endian 32 bits
  179. * @p: destination char array
  180. * @v: source 32-bit integer
  181. *
  182. * Returns: None
  183. */
  184. static inline void dp_rx_put_le32(uint8_t *p, uint32_t v)
  185. {
  186. p[0] = (v) & 0xff;
  187. p[1] = (v >> 8) & 0xff;
  188. p[2] = (v >> 16) & 0xff;
  189. p[3] = (v >> 24) & 0xff;
  190. }
  191. /* Extract michal mic block of data */
  192. #define dp_rx_michael_block(l, r) \
  193. do { \
  194. r ^= dp_rx_rotl(l, 17); \
  195. l += r; \
  196. r ^= dp_rx_xswap(l); \
  197. l += r; \
  198. r ^= dp_rx_rotl(l, 3); \
  199. l += r; \
  200. r ^= dp_rx_rotr(l, 2); \
  201. l += r; \
  202. } while (0)
  203. /**
  204. * struct dp_rx_desc_list_elem_t
  205. *
  206. * @next : Next pointer to form free list
  207. * @rx_desc : DP Rx descriptor
  208. */
  209. union dp_rx_desc_list_elem_t {
  210. union dp_rx_desc_list_elem_t *next;
  211. struct dp_rx_desc rx_desc;
  212. };
  213. /**
  214. * dp_rx_cookie_2_va_rxdma_buf() - Converts cookie to a virtual address of
  215. * the Rx descriptor on Rx DMA source ring buffer
  216. * @soc: core txrx main context
  217. * @cookie: cookie used to lookup virtual address
  218. *
  219. * Return: void *: Virtual Address of the Rx descriptor
  220. */
  221. static inline
  222. void *dp_rx_cookie_2_va_rxdma_buf(struct dp_soc *soc, uint32_t cookie)
  223. {
  224. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  225. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  226. struct rx_desc_pool *rx_desc_pool;
  227. if (qdf_unlikely(pool_id >= MAX_RXDESC_POOLS))
  228. return NULL;
  229. rx_desc_pool = &soc->rx_desc_buf[pool_id];
  230. if (qdf_unlikely(index >= rx_desc_pool->pool_size))
  231. return NULL;
  232. return &(soc->rx_desc_buf[pool_id].array[index].rx_desc);
  233. }
  234. /**
  235. * dp_rx_cookie_2_va_mon_buf() - Converts cookie to a virtual address of
  236. * the Rx descriptor on monitor ring buffer
  237. * @soc: core txrx main context
  238. * @cookie: cookie used to lookup virtual address
  239. *
  240. * Return: void *: Virtual Address of the Rx descriptor
  241. */
  242. static inline
  243. void *dp_rx_cookie_2_va_mon_buf(struct dp_soc *soc, uint32_t cookie)
  244. {
  245. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  246. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  247. /* TODO */
  248. /* Add sanity for pool_id & index */
  249. return &(soc->rx_desc_mon[pool_id].array[index].rx_desc);
  250. }
  251. /**
  252. * dp_rx_cookie_2_va_mon_status() - Converts cookie to a virtual address of
  253. * the Rx descriptor on monitor status ring buffer
  254. * @soc: core txrx main context
  255. * @cookie: cookie used to lookup virtual address
  256. *
  257. * Return: void *: Virtual Address of the Rx descriptor
  258. */
  259. static inline
  260. void *dp_rx_cookie_2_va_mon_status(struct dp_soc *soc, uint32_t cookie)
  261. {
  262. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  263. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  264. /* TODO */
  265. /* Add sanity for pool_id & index */
  266. return &(soc->rx_desc_status[pool_id].array[index].rx_desc);
  267. }
  268. void dp_rx_add_desc_list_to_free_list(struct dp_soc *soc,
  269. union dp_rx_desc_list_elem_t **local_desc_list,
  270. union dp_rx_desc_list_elem_t **tail,
  271. uint16_t pool_id,
  272. struct rx_desc_pool *rx_desc_pool);
  273. uint16_t dp_rx_get_free_desc_list(struct dp_soc *soc, uint32_t pool_id,
  274. struct rx_desc_pool *rx_desc_pool,
  275. uint16_t num_descs,
  276. union dp_rx_desc_list_elem_t **desc_list,
  277. union dp_rx_desc_list_elem_t **tail);
  278. QDF_STATUS dp_rx_pdev_attach(struct dp_pdev *pdev);
  279. void dp_rx_pdev_detach(struct dp_pdev *pdev);
  280. uint32_t
  281. dp_rx_process(struct dp_intr *int_ctx, void *hal_ring, uint32_t quota);
  282. uint32_t dp_rx_err_process(struct dp_soc *soc, void *hal_ring, uint32_t quota);
  283. uint32_t
  284. dp_rx_wbm_err_process(struct dp_soc *soc, void *hal_ring, uint32_t quota);
  285. /**
  286. * dp_rx_sg_create() - create a frag_list for MSDUs which are spread across
  287. * multiple nbufs.
  288. * @nbuf: pointer to the first msdu of an amsdu.
  289. * @rx_tlv_hdr: pointer to the start of RX TLV headers.
  290. *
  291. * This function implements the creation of RX frag_list for cases
  292. * where an MSDU is spread across multiple nbufs.
  293. *
  294. * Return: returns the head nbuf which contains complete frag_list.
  295. */
  296. qdf_nbuf_t dp_rx_sg_create(qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr);
  297. QDF_STATUS dp_rx_desc_pool_alloc(struct dp_soc *soc,
  298. uint32_t pool_id,
  299. uint32_t pool_size,
  300. struct rx_desc_pool *rx_desc_pool);
  301. void dp_rx_desc_pool_free(struct dp_soc *soc,
  302. uint32_t pool_id,
  303. struct rx_desc_pool *rx_desc_pool);
  304. void dp_rx_deliver_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf_list,
  305. struct dp_peer *peer);
  306. /**
  307. * dp_rx_add_to_free_desc_list() - Adds to a local free descriptor list
  308. *
  309. * @head: pointer to the head of local free list
  310. * @tail: pointer to the tail of local free list
  311. * @new: new descriptor that is added to the free list
  312. *
  313. * Return: void:
  314. */
  315. static inline
  316. void dp_rx_add_to_free_desc_list(union dp_rx_desc_list_elem_t **head,
  317. union dp_rx_desc_list_elem_t **tail,
  318. struct dp_rx_desc *new)
  319. {
  320. qdf_assert(head && new);
  321. new->nbuf = NULL;
  322. new->in_use = 0;
  323. new->unmapped = 0;
  324. ((union dp_rx_desc_list_elem_t *)new)->next = *head;
  325. *head = (union dp_rx_desc_list_elem_t *)new;
  326. if (*tail == NULL)
  327. *tail = *head;
  328. }
  329. /**
  330. * dp_rx_wds_srcport_learn() - Add or update the STA PEER which
  331. * is behind the WDS repeater.
  332. *
  333. * @soc: core txrx main context
  334. * @rx_tlv_hdr: base address of RX TLV header
  335. * @ta_peer: WDS repeater peer
  336. * @nbuf: rx pkt
  337. *
  338. * Return: void:
  339. */
  340. #ifdef FEATURE_WDS
  341. static inline void
  342. dp_rx_wds_srcport_learn(struct dp_soc *soc,
  343. uint8_t *rx_tlv_hdr,
  344. struct dp_peer *ta_peer,
  345. qdf_nbuf_t nbuf)
  346. {
  347. uint16_t sa_sw_peer_id = hal_rx_msdu_end_sa_sw_peer_id_get(rx_tlv_hdr);
  348. uint32_t flags = IEEE80211_NODE_F_WDS_HM;
  349. uint32_t ret = 0;
  350. uint8_t wds_src_mac[IEEE80211_ADDR_LEN];
  351. struct dp_peer *sa_peer;
  352. struct dp_ast_entry *ast;
  353. uint16_t sa_idx;
  354. if (qdf_unlikely(!ta_peer))
  355. return;
  356. /* For AP mode : Do wds source port learning only if it is a
  357. * 4-address mpdu
  358. *
  359. * For STA mode : Frames from RootAP backend will be in 3-address mode,
  360. * till RootAP does the WDS source port learning; Hence in repeater/STA
  361. * mode, we enable learning even in 3-address mode , to avoid RootAP
  362. * backbone getting wrongly learnt as MEC on repeater
  363. */
  364. if (ta_peer->vdev->opmode != wlan_op_mode_sta) {
  365. if (!(qdf_nbuf_is_rx_chfrag_start(nbuf) &&
  366. hal_rx_get_mpdu_mac_ad4_valid(rx_tlv_hdr)))
  367. return;
  368. }
  369. memcpy(wds_src_mac, (qdf_nbuf_data(nbuf) + IEEE80211_ADDR_LEN),
  370. IEEE80211_ADDR_LEN);
  371. if (qdf_unlikely(!hal_rx_msdu_end_sa_is_valid_get(rx_tlv_hdr))) {
  372. ret = dp_peer_add_ast(soc,
  373. ta_peer,
  374. wds_src_mac,
  375. CDP_TXRX_AST_TYPE_WDS,
  376. flags);
  377. return;
  378. }
  379. /*
  380. * Get the AST entry from HW SA index and mark it as active
  381. */
  382. sa_idx = hal_rx_msdu_end_sa_idx_get(rx_tlv_hdr);
  383. qdf_spin_lock_bh(&soc->ast_lock);
  384. ast = soc->ast_table[sa_idx];
  385. if (!ast) {
  386. qdf_spin_unlock_bh(&soc->ast_lock);
  387. return;
  388. }
  389. /*
  390. * Ensure we are updating the right AST entry by
  391. * validating ast_idx.
  392. * There is a possibility we might arrive here without
  393. * AST MAP event , so this check is mandatory
  394. */
  395. if (ast->ast_idx == sa_idx)
  396. ast->is_active = TRUE;
  397. if (sa_sw_peer_id != ta_peer->peer_ids[0]) {
  398. sa_peer = ast->peer;
  399. /*
  400. * Do not kickout STA if it belongs to a different radio.
  401. * For DBDC repeater, it is possible to arrive here
  402. * for multicast loopback frames originated from connected
  403. * clients and looped back (intrabss) by Root AP
  404. */
  405. if (ast->pdev_id != ta_peer->vdev->pdev->pdev_id) {
  406. qdf_spin_unlock_bh(&soc->ast_lock);
  407. return;
  408. }
  409. if ((ast->type != CDP_TXRX_AST_TYPE_STATIC) &&
  410. (ast->type != CDP_TXRX_AST_TYPE_SELF)) {
  411. dp_peer_update_ast(soc, ta_peer, ast, flags);
  412. qdf_spin_unlock_bh(&soc->ast_lock);
  413. return;
  414. }
  415. /*
  416. * Kickout, when direct associated peer(SA) roams
  417. * to another AP and reachable via TA peer
  418. */
  419. if (!sa_peer->delete_in_progress) {
  420. sa_peer->delete_in_progress = true;
  421. if (soc->cdp_soc.ol_ops->peer_sta_kickout) {
  422. soc->cdp_soc.ol_ops->peer_sta_kickout(
  423. sa_peer->vdev->pdev->ctrl_pdev,
  424. wds_src_mac);
  425. }
  426. }
  427. }
  428. qdf_spin_unlock_bh(&soc->ast_lock);
  429. return;
  430. }
  431. #else
  432. static inline void
  433. dp_rx_wds_srcport_learn(struct dp_soc *soc,
  434. uint8_t *rx_tlv_hdr,
  435. struct dp_peer *ta_peer,
  436. qdf_nbuf_t nbuf)
  437. {
  438. }
  439. #endif
  440. uint8_t dp_rx_process_invalid_peer(struct dp_soc *soc, qdf_nbuf_t nbuf);
  441. void dp_rx_process_invalid_peer_wrapper(struct dp_soc *soc,
  442. qdf_nbuf_t mpdu, bool mpdu_done);
  443. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr);
  444. #define DP_RX_LIST_APPEND(head, tail, elem) \
  445. do { \
  446. if (!(head)) { \
  447. (head) = (elem); \
  448. } else { \
  449. qdf_nbuf_set_next((tail), (elem)); \
  450. } \
  451. (tail) = (elem); \
  452. qdf_nbuf_set_next((tail), NULL); \
  453. } while (0)
  454. #ifndef BUILD_X86
  455. static inline int check_x86_paddr(struct dp_soc *dp_soc, qdf_nbuf_t *rx_netbuf,
  456. qdf_dma_addr_t *paddr, struct dp_pdev *pdev)
  457. {
  458. return QDF_STATUS_SUCCESS;
  459. }
  460. #else
  461. #define MAX_RETRY 100
  462. static inline int check_x86_paddr(struct dp_soc *dp_soc, qdf_nbuf_t *rx_netbuf,
  463. qdf_dma_addr_t *paddr, struct dp_pdev *pdev)
  464. {
  465. uint32_t nbuf_retry = 0;
  466. int32_t ret;
  467. const uint32_t x86_phy_addr = 0x50000000;
  468. /*
  469. * in M2M emulation platforms (x86) the memory below 0x50000000
  470. * is reserved for target use, so any memory allocated in this
  471. * region should not be used by host
  472. */
  473. do {
  474. if (qdf_likely(*paddr > x86_phy_addr))
  475. return QDF_STATUS_SUCCESS;
  476. else {
  477. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  478. "phy addr %pK exceeded 0x50000000 trying again",
  479. paddr);
  480. nbuf_retry++;
  481. if ((*rx_netbuf)) {
  482. qdf_nbuf_unmap_single(dp_soc->osdev, *rx_netbuf,
  483. QDF_DMA_BIDIRECTIONAL);
  484. /* Not freeing buffer intentionally.
  485. * Observed that same buffer is getting
  486. * re-allocated resulting in longer load time
  487. * WMI init timeout.
  488. * This buffer is anyway not useful so skip it.
  489. **/
  490. }
  491. *rx_netbuf = qdf_nbuf_alloc(dp_soc->osdev,
  492. RX_BUFFER_SIZE,
  493. RX_BUFFER_RESERVATION,
  494. RX_BUFFER_ALIGNMENT,
  495. FALSE);
  496. if (qdf_unlikely(!(*rx_netbuf)))
  497. return QDF_STATUS_E_FAILURE;
  498. ret = qdf_nbuf_map_single(dp_soc->osdev, *rx_netbuf,
  499. QDF_DMA_BIDIRECTIONAL);
  500. if (qdf_unlikely(ret == QDF_STATUS_E_FAILURE)) {
  501. qdf_nbuf_free(*rx_netbuf);
  502. *rx_netbuf = NULL;
  503. continue;
  504. }
  505. *paddr = qdf_nbuf_get_frag_paddr(*rx_netbuf, 0);
  506. }
  507. } while (nbuf_retry < MAX_RETRY);
  508. if ((*rx_netbuf)) {
  509. qdf_nbuf_unmap_single(dp_soc->osdev, *rx_netbuf,
  510. QDF_DMA_BIDIRECTIONAL);
  511. qdf_nbuf_free(*rx_netbuf);
  512. }
  513. return QDF_STATUS_E_FAILURE;
  514. }
  515. #endif
  516. /**
  517. * dp_rx_cookie_2_link_desc_va() - Converts cookie to a virtual address of
  518. * the MSDU Link Descriptor
  519. * @soc: core txrx main context
  520. * @buf_info: buf_info include cookie that used to lookup virtual address of
  521. * link descriptor Normally this is just an index into a per SOC array.
  522. *
  523. * This is the VA of the link descriptor, that HAL layer later uses to
  524. * retrieve the list of MSDU's for a given MPDU.
  525. *
  526. * Return: void *: Virtual Address of the Rx descriptor
  527. */
  528. static inline
  529. void *dp_rx_cookie_2_link_desc_va(struct dp_soc *soc,
  530. struct hal_buf_info *buf_info)
  531. {
  532. void *link_desc_va;
  533. uint32_t bank_id = LINK_DESC_COOKIE_BANK_ID(buf_info->sw_cookie);
  534. /* TODO */
  535. /* Add sanity for cookie */
  536. link_desc_va = soc->link_desc_banks[bank_id].base_vaddr +
  537. (buf_info->paddr -
  538. soc->link_desc_banks[bank_id].base_paddr);
  539. return link_desc_va;
  540. }
  541. /**
  542. * dp_rx_cookie_2_mon_link_desc_va() - Converts cookie to a virtual address of
  543. * the MSDU Link Descriptor
  544. * @pdev: core txrx pdev context
  545. * @buf_info: buf_info includes cookie that used to lookup virtual address of
  546. * link descriptor. Normally this is just an index into a per pdev array.
  547. *
  548. * This is the VA of the link descriptor in monitor mode destination ring,
  549. * that HAL layer later uses to retrieve the list of MSDU's for a given MPDU.
  550. *
  551. * Return: void *: Virtual Address of the Rx descriptor
  552. */
  553. static inline
  554. void *dp_rx_cookie_2_mon_link_desc_va(struct dp_pdev *pdev,
  555. struct hal_buf_info *buf_info,
  556. int mac_id)
  557. {
  558. void *link_desc_va;
  559. int mac_for_pdev = dp_get_mac_id_for_mac(pdev->soc, mac_id);
  560. /* TODO */
  561. /* Add sanity for cookie */
  562. link_desc_va =
  563. pdev->link_desc_banks[mac_for_pdev][buf_info->sw_cookie].base_vaddr +
  564. (buf_info->paddr -
  565. pdev->link_desc_banks[mac_for_pdev][buf_info->sw_cookie].base_paddr);
  566. return link_desc_va;
  567. }
  568. /**
  569. * dp_rx_defrag_concat() - Concatenate the fragments
  570. *
  571. * @dst: destination pointer to the buffer
  572. * @src: source pointer from where the fragment payload is to be copied
  573. *
  574. * Return: QDF_STATUS
  575. */
  576. static inline QDF_STATUS dp_rx_defrag_concat(qdf_nbuf_t dst, qdf_nbuf_t src)
  577. {
  578. /*
  579. * Inside qdf_nbuf_cat, if it is necessary to reallocate dst
  580. * to provide space for src, the headroom portion is copied from
  581. * the original dst buffer to the larger new dst buffer.
  582. * (This is needed, because the headroom of the dst buffer
  583. * contains the rx desc.)
  584. */
  585. if (qdf_nbuf_cat(dst, src))
  586. return QDF_STATUS_E_DEFRAG_ERROR;
  587. return QDF_STATUS_SUCCESS;
  588. }
  589. /*
  590. * dp_rx_ast_set_active() - set the active flag of the astentry
  591. * corresponding to a hw index.
  592. * @soc: core txrx main context
  593. * @sa_idx: hw idx
  594. * @is_active: active flag
  595. *
  596. */
  597. #ifdef FEATURE_WDS
  598. static inline QDF_STATUS dp_rx_ast_set_active(struct dp_soc *soc, uint16_t sa_idx, bool is_active)
  599. {
  600. struct dp_ast_entry *ast;
  601. qdf_spin_lock_bh(&soc->ast_lock);
  602. ast = soc->ast_table[sa_idx];
  603. /*
  604. * Ensure we are updating the right AST entry by
  605. * validating ast_idx.
  606. * There is a possibility we might arrive here without
  607. * AST MAP event , so this check is mandatory
  608. */
  609. if (ast && (ast->ast_idx == sa_idx)) {
  610. ast->is_active = is_active;
  611. qdf_spin_unlock_bh(&soc->ast_lock);
  612. return QDF_STATUS_SUCCESS;
  613. }
  614. qdf_spin_unlock_bh(&soc->ast_lock);
  615. return QDF_STATUS_E_FAILURE;
  616. }
  617. #else
  618. static inline QDF_STATUS dp_rx_ast_set_active(struct dp_soc *soc, uint16_t sa_idx, bool is_active)
  619. {
  620. return QDF_STATUS_SUCCESS;
  621. }
  622. #endif
  623. /*
  624. * check_qwrap_multicast_loopback() - Check if rx packet is a loopback packet.
  625. * In qwrap mode, packets originated from
  626. * any vdev should not loopback and
  627. * should be dropped.
  628. * @vdev: vdev on which rx packet is received
  629. * @nbuf: rx pkt
  630. *
  631. */
  632. #if ATH_SUPPORT_WRAP
  633. static inline bool check_qwrap_multicast_loopback(struct dp_vdev *vdev,
  634. qdf_nbuf_t nbuf)
  635. {
  636. struct dp_vdev *psta_vdev;
  637. struct dp_pdev *pdev = vdev->pdev;
  638. struct dp_soc *soc = pdev->soc;
  639. uint8_t *data = qdf_nbuf_data(nbuf);
  640. uint8_t i;
  641. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  642. pdev = soc->pdev_list[i];
  643. if (qdf_unlikely(vdev->proxysta_vdev)) {
  644. /* In qwrap isolation mode, allow loopback packets as all
  645. * packets go to RootAP and Loopback on the mpsta.
  646. */
  647. if (vdev->isolation_vdev)
  648. return false;
  649. TAILQ_FOREACH(psta_vdev, &pdev->vdev_list, vdev_list_elem) {
  650. if (qdf_unlikely(psta_vdev->proxysta_vdev &&
  651. !qdf_mem_cmp(psta_vdev->mac_addr.raw,
  652. &data[DP_MAC_ADDR_LEN], DP_MAC_ADDR_LEN))) {
  653. /* Drop packet if source address is equal to
  654. * any of the vdev addresses.
  655. */
  656. return true;
  657. }
  658. }
  659. }
  660. }
  661. return false;
  662. }
  663. #else
  664. static inline bool check_qwrap_multicast_loopback(struct dp_vdev *vdev,
  665. qdf_nbuf_t nbuf)
  666. {
  667. return false;
  668. }
  669. #endif
  670. /*
  671. * dp_rx_buffers_replenish() - replenish rxdma ring with rx nbufs
  672. * called during dp rx initialization
  673. * and at the end of dp_rx_process.
  674. *
  675. * @soc: core txrx main context
  676. * @mac_id: mac_id which is one of 3 mac_ids
  677. * @dp_rxdma_srng: dp rxdma circular ring
  678. * @rx_desc_pool: Pointer to free Rx descriptor pool
  679. * @num_req_buffers: number of buffer to be replenished
  680. * @desc_list: list of descs if called from dp_rx_process
  681. * or NULL during dp rx initialization or out of buffer
  682. * interrupt.
  683. * @tail: tail of descs list
  684. * Return: return success or failure
  685. */
  686. QDF_STATUS dp_rx_buffers_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  687. struct dp_srng *dp_rxdma_srng,
  688. struct rx_desc_pool *rx_desc_pool,
  689. uint32_t num_req_buffers,
  690. union dp_rx_desc_list_elem_t **desc_list,
  691. union dp_rx_desc_list_elem_t **tail);
  692. /**
  693. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  694. * (WBM), following error handling
  695. *
  696. * @soc: core DP main context
  697. * @buf_addr_info: opaque pointer to the REO error ring descriptor
  698. * @buf_addr_info: void pointer to the buffer_addr_info
  699. * @bm_action: put to idle_list or release to msdu_list
  700. * Return: QDF_STATUS
  701. */
  702. QDF_STATUS
  703. dp_rx_link_desc_return(struct dp_soc *soc, void *ring_desc, uint8_t bm_action);
  704. QDF_STATUS
  705. dp_rx_link_desc_buf_return(struct dp_soc *soc, struct dp_srng *dp_rxdma_srng,
  706. void *buf_addr_info, uint8_t bm_action);
  707. /**
  708. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  709. * (WBM) by address
  710. *
  711. * @soc: core DP main context
  712. * @link_desc_addr: link descriptor addr
  713. *
  714. * Return: QDF_STATUS
  715. */
  716. QDF_STATUS
  717. dp_rx_link_desc_return_by_addr(struct dp_soc *soc, void *link_desc_addr,
  718. uint8_t bm_action);
  719. uint32_t
  720. dp_rxdma_err_process(struct dp_soc *soc, uint32_t mac_id,
  721. uint32_t quota);
  722. void dp_rx_fill_mesh_stats(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  723. uint8_t *rx_tlv_hdr, struct dp_peer *peer);
  724. QDF_STATUS dp_rx_filter_mesh_packets(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  725. uint8_t *rx_tlv_hdr);
  726. int dp_wds_rx_policy_check(uint8_t *rx_tlv_hdr, struct dp_vdev *vdev,
  727. struct dp_peer *peer, int rx_mcast);
  728. qdf_nbuf_t
  729. dp_rx_nbuf_prepare(struct dp_soc *soc, struct dp_pdev *pdev);
  730. #endif /* _DP_RX_H */