dp_tx.c 113 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272
  1. /*
  2. * Copyright (c) 2015-2019 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "htt.h"
  19. #include "hal_hw_headers.h"
  20. #include "dp_tx.h"
  21. #include "dp_tx_desc.h"
  22. #include "dp_peer.h"
  23. #include "dp_types.h"
  24. #include "hal_tx.h"
  25. #include "qdf_mem.h"
  26. #include "qdf_nbuf.h"
  27. #include "qdf_net_types.h"
  28. #include <wlan_cfg.h>
  29. #ifdef MESH_MODE_SUPPORT
  30. #include "if_meta_hdr.h"
  31. #endif
  32. #include "enet.h"
  33. #include "dp_internal.h"
  34. #define DP_TX_QUEUE_MASK 0x3
  35. /* TODO Add support in TSO */
  36. #define DP_DESC_NUM_FRAG(x) 0
  37. /* disable TQM_BYPASS */
  38. #define TQM_BYPASS_WAR 0
  39. /* invalid peer id for reinject*/
  40. #define DP_INVALID_PEER 0XFFFE
  41. /*mapping between hal encrypt type and cdp_sec_type*/
  42. #define MAX_CDP_SEC_TYPE 12
  43. static const uint8_t sec_type_map[MAX_CDP_SEC_TYPE] = {
  44. HAL_TX_ENCRYPT_TYPE_NO_CIPHER,
  45. HAL_TX_ENCRYPT_TYPE_WEP_128,
  46. HAL_TX_ENCRYPT_TYPE_WEP_104,
  47. HAL_TX_ENCRYPT_TYPE_WEP_40,
  48. HAL_TX_ENCRYPT_TYPE_TKIP_WITH_MIC,
  49. HAL_TX_ENCRYPT_TYPE_TKIP_NO_MIC,
  50. HAL_TX_ENCRYPT_TYPE_AES_CCMP_128,
  51. HAL_TX_ENCRYPT_TYPE_WAPI,
  52. HAL_TX_ENCRYPT_TYPE_AES_CCMP_256,
  53. HAL_TX_ENCRYPT_TYPE_AES_GCMP_128,
  54. HAL_TX_ENCRYPT_TYPE_AES_GCMP_256,
  55. HAL_TX_ENCRYPT_TYPE_WAPI_GCM_SM4};
  56. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  57. #include "dp_tx_capture.h"
  58. #endif
  59. /**
  60. * dp_tx_get_queue() - Returns Tx queue IDs to be used for this Tx frame
  61. * @vdev: DP Virtual device handle
  62. * @nbuf: Buffer pointer
  63. * @queue: queue ids container for nbuf
  64. *
  65. * TX packet queue has 2 instances, software descriptors id and dma ring id
  66. * Based on tx feature and hardware configuration queue id combination could be
  67. * different.
  68. * For example -
  69. * With XPS enabled,all TX descriptor pools and dma ring are assigned per cpu id
  70. * With no XPS,lock based resource protection, Descriptor pool ids are different
  71. * for each vdev, dma ring id will be same as single pdev id
  72. *
  73. * Return: None
  74. */
  75. #ifdef QCA_OL_TX_MULTIQ_SUPPORT
  76. static inline void dp_tx_get_queue(struct dp_vdev *vdev,
  77. qdf_nbuf_t nbuf, struct dp_tx_queue *queue)
  78. {
  79. uint16_t queue_offset = qdf_nbuf_get_queue_mapping(nbuf) & DP_TX_QUEUE_MASK;
  80. queue->desc_pool_id = queue_offset;
  81. queue->ring_id = vdev->pdev->soc->tx_ring_map[queue_offset];
  82. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  83. "%s, pool_id:%d ring_id: %d",
  84. __func__, queue->desc_pool_id, queue->ring_id);
  85. return;
  86. }
  87. #else /* QCA_OL_TX_MULTIQ_SUPPORT */
  88. static inline void dp_tx_get_queue(struct dp_vdev *vdev,
  89. qdf_nbuf_t nbuf, struct dp_tx_queue *queue)
  90. {
  91. /* get flow id */
  92. queue->desc_pool_id = DP_TX_GET_DESC_POOL_ID(vdev);
  93. queue->ring_id = DP_TX_GET_RING_ID(vdev);
  94. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  95. "%s, pool_id:%d ring_id: %d",
  96. __func__, queue->desc_pool_id, queue->ring_id);
  97. return;
  98. }
  99. #endif
  100. #if defined(FEATURE_TSO)
  101. /**
  102. * dp_tx_tso_unmap_segment() - Unmap TSO segment
  103. *
  104. * @soc - core txrx main context
  105. * @seg_desc - tso segment descriptor
  106. * @num_seg_desc - tso number segment descriptor
  107. */
  108. static void dp_tx_tso_unmap_segment(
  109. struct dp_soc *soc,
  110. struct qdf_tso_seg_elem_t *seg_desc,
  111. struct qdf_tso_num_seg_elem_t *num_seg_desc)
  112. {
  113. TSO_DEBUG("%s: Unmap the tso segment", __func__);
  114. if (qdf_unlikely(!seg_desc)) {
  115. DP_TRACE(ERROR, "%s %d TSO desc is NULL!",
  116. __func__, __LINE__);
  117. qdf_assert(0);
  118. } else if (qdf_unlikely(!num_seg_desc)) {
  119. DP_TRACE(ERROR, "%s %d TSO num desc is NULL!",
  120. __func__, __LINE__);
  121. qdf_assert(0);
  122. } else {
  123. bool is_last_seg;
  124. /* no tso segment left to do dma unmap */
  125. if (num_seg_desc->num_seg.tso_cmn_num_seg < 1)
  126. return;
  127. is_last_seg = (num_seg_desc->num_seg.tso_cmn_num_seg == 1) ?
  128. true : false;
  129. qdf_nbuf_unmap_tso_segment(soc->osdev,
  130. seg_desc, is_last_seg);
  131. num_seg_desc->num_seg.tso_cmn_num_seg--;
  132. }
  133. }
  134. /**
  135. * dp_tx_tso_desc_release() - Release the tso segment and tso_cmn_num_seg
  136. * back to the freelist
  137. *
  138. * @soc - soc device handle
  139. * @tx_desc - Tx software descriptor
  140. */
  141. static void dp_tx_tso_desc_release(struct dp_soc *soc,
  142. struct dp_tx_desc_s *tx_desc)
  143. {
  144. TSO_DEBUG("%s: Free the tso descriptor", __func__);
  145. if (qdf_unlikely(!tx_desc->tso_desc)) {
  146. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  147. "%s %d TSO desc is NULL!",
  148. __func__, __LINE__);
  149. qdf_assert(0);
  150. } else if (qdf_unlikely(!tx_desc->tso_num_desc)) {
  151. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  152. "%s %d TSO num desc is NULL!",
  153. __func__, __LINE__);
  154. qdf_assert(0);
  155. } else {
  156. struct qdf_tso_num_seg_elem_t *tso_num_desc =
  157. (struct qdf_tso_num_seg_elem_t *)tx_desc->tso_num_desc;
  158. /* Add the tso num segment into the free list */
  159. if (tso_num_desc->num_seg.tso_cmn_num_seg == 0) {
  160. dp_tso_num_seg_free(soc, tx_desc->pool_id,
  161. tx_desc->tso_num_desc);
  162. tx_desc->tso_num_desc = NULL;
  163. }
  164. /* Add the tso segment into the free list*/
  165. dp_tx_tso_desc_free(soc,
  166. tx_desc->pool_id, tx_desc->tso_desc);
  167. tx_desc->tso_desc = NULL;
  168. }
  169. }
  170. #else
  171. static void dp_tx_tso_unmap_segment(
  172. struct dp_soc *soc,
  173. struct qdf_tso_seg_elem_t *seg_desc,
  174. struct qdf_tso_num_seg_elem_t *num_seg_desc)
  175. {
  176. }
  177. static void dp_tx_tso_desc_release(struct dp_soc *soc,
  178. struct dp_tx_desc_s *tx_desc)
  179. {
  180. }
  181. #endif
  182. /**
  183. * dp_tx_desc_release() - Release Tx Descriptor
  184. * @tx_desc : Tx Descriptor
  185. * @desc_pool_id: Descriptor Pool ID
  186. *
  187. * Deallocate all resources attached to Tx descriptor and free the Tx
  188. * descriptor.
  189. *
  190. * Return:
  191. */
  192. void
  193. dp_tx_desc_release(struct dp_tx_desc_s *tx_desc, uint8_t desc_pool_id)
  194. {
  195. struct dp_pdev *pdev = tx_desc->pdev;
  196. struct dp_soc *soc;
  197. uint8_t comp_status = 0;
  198. qdf_assert(pdev);
  199. soc = pdev->soc;
  200. if (tx_desc->frm_type == dp_tx_frm_tso)
  201. dp_tx_tso_desc_release(soc, tx_desc);
  202. if (tx_desc->flags & DP_TX_DESC_FLAG_FRAG)
  203. dp_tx_ext_desc_free(soc, tx_desc->msdu_ext_desc, desc_pool_id);
  204. if (tx_desc->flags & DP_TX_DESC_FLAG_ME)
  205. dp_tx_me_free_buf(tx_desc->pdev, tx_desc->me_buffer);
  206. qdf_atomic_dec(&pdev->num_tx_outstanding);
  207. if (tx_desc->flags & DP_TX_DESC_FLAG_TO_FW)
  208. qdf_atomic_dec(&pdev->num_tx_exception);
  209. if (HAL_TX_COMP_RELEASE_SOURCE_TQM ==
  210. hal_tx_comp_get_buffer_source(&tx_desc->comp))
  211. comp_status = hal_tx_comp_get_release_reason(&tx_desc->comp,
  212. soc->hal_soc);
  213. else
  214. comp_status = HAL_TX_COMP_RELEASE_REASON_FW;
  215. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  216. "Tx Completion Release desc %d status %d outstanding %d",
  217. tx_desc->id, comp_status,
  218. qdf_atomic_read(&pdev->num_tx_outstanding));
  219. dp_tx_desc_free(soc, tx_desc, desc_pool_id);
  220. return;
  221. }
  222. /**
  223. * dp_tx_htt_metadata_prepare() - Prepare HTT metadata for special frames
  224. * @vdev: DP vdev Handle
  225. * @nbuf: skb
  226. *
  227. * Prepares and fills HTT metadata in the frame pre-header for special frames
  228. * that should be transmitted using varying transmit parameters.
  229. * There are 2 VDEV modes that currently needs this special metadata -
  230. * 1) Mesh Mode
  231. * 2) DSRC Mode
  232. *
  233. * Return: HTT metadata size
  234. *
  235. */
  236. static uint8_t dp_tx_prepare_htt_metadata(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  237. uint32_t *meta_data)
  238. {
  239. struct htt_tx_msdu_desc_ext2_t *desc_ext =
  240. (struct htt_tx_msdu_desc_ext2_t *) meta_data;
  241. uint8_t htt_desc_size;
  242. /* Size rounded of multiple of 8 bytes */
  243. uint8_t htt_desc_size_aligned;
  244. uint8_t *hdr = NULL;
  245. /*
  246. * Metadata - HTT MSDU Extension header
  247. */
  248. htt_desc_size = sizeof(struct htt_tx_msdu_desc_ext2_t);
  249. htt_desc_size_aligned = (htt_desc_size + 7) & ~0x7;
  250. if (vdev->mesh_vdev) {
  251. if (qdf_unlikely(qdf_nbuf_headroom(nbuf) <
  252. htt_desc_size_aligned)) {
  253. DP_STATS_INC(vdev,
  254. tx_i.dropped.headroom_insufficient, 1);
  255. return 0;
  256. }
  257. /* Fill and add HTT metaheader */
  258. hdr = qdf_nbuf_push_head(nbuf, htt_desc_size_aligned);
  259. if (!hdr) {
  260. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  261. "Error in filling HTT metadata");
  262. return 0;
  263. }
  264. qdf_mem_copy(hdr, desc_ext, htt_desc_size);
  265. } else if (vdev->opmode == wlan_op_mode_ocb) {
  266. /* Todo - Add support for DSRC */
  267. }
  268. return htt_desc_size_aligned;
  269. }
  270. /**
  271. * dp_tx_prepare_tso_ext_desc() - Prepare MSDU extension descriptor for TSO
  272. * @tso_seg: TSO segment to process
  273. * @ext_desc: Pointer to MSDU extension descriptor
  274. *
  275. * Return: void
  276. */
  277. #if defined(FEATURE_TSO)
  278. static void dp_tx_prepare_tso_ext_desc(struct qdf_tso_seg_t *tso_seg,
  279. void *ext_desc)
  280. {
  281. uint8_t num_frag;
  282. uint32_t tso_flags;
  283. /*
  284. * Set tso_en, tcp_flags(NS, CWR, ECE, URG, ACK, PSH, RST, SYN, FIN),
  285. * tcp_flag_mask
  286. *
  287. * Checksum enable flags are set in TCL descriptor and not in Extension
  288. * Descriptor (H/W ignores checksum_en flags in MSDU ext descriptor)
  289. */
  290. tso_flags = *(uint32_t *) &tso_seg->tso_flags;
  291. hal_tx_ext_desc_set_tso_flags(ext_desc, tso_flags);
  292. hal_tx_ext_desc_set_msdu_length(ext_desc, tso_seg->tso_flags.l2_len,
  293. tso_seg->tso_flags.ip_len);
  294. hal_tx_ext_desc_set_tcp_seq(ext_desc, tso_seg->tso_flags.tcp_seq_num);
  295. hal_tx_ext_desc_set_ip_id(ext_desc, tso_seg->tso_flags.ip_id);
  296. for (num_frag = 0; num_frag < tso_seg->num_frags; num_frag++) {
  297. uint32_t lo = 0;
  298. uint32_t hi = 0;
  299. qdf_dmaaddr_to_32s(
  300. tso_seg->tso_frags[num_frag].paddr, &lo, &hi);
  301. hal_tx_ext_desc_set_buffer(ext_desc, num_frag, lo, hi,
  302. tso_seg->tso_frags[num_frag].length);
  303. }
  304. return;
  305. }
  306. #else
  307. static void dp_tx_prepare_tso_ext_desc(struct qdf_tso_seg_t *tso_seg,
  308. void *ext_desc)
  309. {
  310. return;
  311. }
  312. #endif
  313. #if defined(FEATURE_TSO)
  314. /**
  315. * dp_tx_free_tso_seg_list() - Loop through the tso segments
  316. * allocated and free them
  317. *
  318. * @soc: soc handle
  319. * @free_seg: list of tso segments
  320. * @msdu_info: msdu descriptor
  321. *
  322. * Return - void
  323. */
  324. static void dp_tx_free_tso_seg_list(
  325. struct dp_soc *soc,
  326. struct qdf_tso_seg_elem_t *free_seg,
  327. struct dp_tx_msdu_info_s *msdu_info)
  328. {
  329. struct qdf_tso_seg_elem_t *next_seg;
  330. while (free_seg) {
  331. next_seg = free_seg->next;
  332. dp_tx_tso_desc_free(soc,
  333. msdu_info->tx_queue.desc_pool_id,
  334. free_seg);
  335. free_seg = next_seg;
  336. }
  337. }
  338. /**
  339. * dp_tx_free_tso_num_seg_list() - Loop through the tso num segments
  340. * allocated and free them
  341. *
  342. * @soc: soc handle
  343. * @free_num_seg: list of tso number segments
  344. * @msdu_info: msdu descriptor
  345. * Return - void
  346. */
  347. static void dp_tx_free_tso_num_seg_list(
  348. struct dp_soc *soc,
  349. struct qdf_tso_num_seg_elem_t *free_num_seg,
  350. struct dp_tx_msdu_info_s *msdu_info)
  351. {
  352. struct qdf_tso_num_seg_elem_t *next_num_seg;
  353. while (free_num_seg) {
  354. next_num_seg = free_num_seg->next;
  355. dp_tso_num_seg_free(soc,
  356. msdu_info->tx_queue.desc_pool_id,
  357. free_num_seg);
  358. free_num_seg = next_num_seg;
  359. }
  360. }
  361. /**
  362. * dp_tx_unmap_tso_seg_list() - Loop through the tso segments
  363. * do dma unmap for each segment
  364. *
  365. * @soc: soc handle
  366. * @free_seg: list of tso segments
  367. * @num_seg_desc: tso number segment descriptor
  368. *
  369. * Return - void
  370. */
  371. static void dp_tx_unmap_tso_seg_list(
  372. struct dp_soc *soc,
  373. struct qdf_tso_seg_elem_t *free_seg,
  374. struct qdf_tso_num_seg_elem_t *num_seg_desc)
  375. {
  376. struct qdf_tso_seg_elem_t *next_seg;
  377. if (qdf_unlikely(!num_seg_desc)) {
  378. DP_TRACE(ERROR, "TSO number seg desc is NULL!");
  379. return;
  380. }
  381. while (free_seg) {
  382. next_seg = free_seg->next;
  383. dp_tx_tso_unmap_segment(soc, free_seg, num_seg_desc);
  384. free_seg = next_seg;
  385. }
  386. }
  387. /**
  388. * dp_tx_free_remaining_tso_desc() - do dma unmap for tso segments if any,
  389. * free the tso segments descriptor and
  390. * tso num segments descriptor
  391. *
  392. * @soc: soc handle
  393. * @msdu_info: msdu descriptor
  394. * @tso_seg_unmap: flag to show if dma unmap is necessary
  395. *
  396. * Return - void
  397. */
  398. static void dp_tx_free_remaining_tso_desc(struct dp_soc *soc,
  399. struct dp_tx_msdu_info_s *msdu_info,
  400. bool tso_seg_unmap)
  401. {
  402. struct qdf_tso_info_t *tso_info = &msdu_info->u.tso_info;
  403. struct qdf_tso_seg_elem_t *free_seg = tso_info->tso_seg_list;
  404. struct qdf_tso_num_seg_elem_t *tso_num_desc =
  405. tso_info->tso_num_seg_list;
  406. /* do dma unmap for each segment */
  407. if (tso_seg_unmap)
  408. dp_tx_unmap_tso_seg_list(soc, free_seg, tso_num_desc);
  409. /* free all tso number segment descriptor though looks only have 1 */
  410. dp_tx_free_tso_num_seg_list(soc, tso_num_desc, msdu_info);
  411. /* free all tso segment descriptor */
  412. dp_tx_free_tso_seg_list(soc, free_seg, msdu_info);
  413. }
  414. /**
  415. * dp_tx_prepare_tso() - Given a jumbo msdu, prepare the TSO info
  416. * @vdev: virtual device handle
  417. * @msdu: network buffer
  418. * @msdu_info: meta data associated with the msdu
  419. *
  420. * Return: QDF_STATUS_SUCCESS success
  421. */
  422. static QDF_STATUS dp_tx_prepare_tso(struct dp_vdev *vdev,
  423. qdf_nbuf_t msdu, struct dp_tx_msdu_info_s *msdu_info)
  424. {
  425. struct qdf_tso_seg_elem_t *tso_seg;
  426. int num_seg = qdf_nbuf_get_tso_num_seg(msdu);
  427. struct dp_soc *soc = vdev->pdev->soc;
  428. struct qdf_tso_info_t *tso_info;
  429. struct qdf_tso_num_seg_elem_t *tso_num_seg;
  430. tso_info = &msdu_info->u.tso_info;
  431. tso_info->curr_seg = NULL;
  432. tso_info->tso_seg_list = NULL;
  433. tso_info->num_segs = num_seg;
  434. msdu_info->frm_type = dp_tx_frm_tso;
  435. tso_info->tso_num_seg_list = NULL;
  436. TSO_DEBUG(" %s: num_seg: %d", __func__, num_seg);
  437. while (num_seg) {
  438. tso_seg = dp_tx_tso_desc_alloc(
  439. soc, msdu_info->tx_queue.desc_pool_id);
  440. if (tso_seg) {
  441. tso_seg->next = tso_info->tso_seg_list;
  442. tso_info->tso_seg_list = tso_seg;
  443. num_seg--;
  444. } else {
  445. DP_TRACE(ERROR, "%s: Failed to alloc tso seg desc",
  446. __func__);
  447. dp_tx_free_remaining_tso_desc(soc, msdu_info, false);
  448. return QDF_STATUS_E_NOMEM;
  449. }
  450. }
  451. TSO_DEBUG(" %s: num_seg: %d", __func__, num_seg);
  452. tso_num_seg = dp_tso_num_seg_alloc(soc,
  453. msdu_info->tx_queue.desc_pool_id);
  454. if (tso_num_seg) {
  455. tso_num_seg->next = tso_info->tso_num_seg_list;
  456. tso_info->tso_num_seg_list = tso_num_seg;
  457. } else {
  458. DP_TRACE(ERROR, "%s: Failed to alloc - Number of segs desc",
  459. __func__);
  460. dp_tx_free_remaining_tso_desc(soc, msdu_info, false);
  461. return QDF_STATUS_E_NOMEM;
  462. }
  463. msdu_info->num_seg =
  464. qdf_nbuf_get_tso_info(soc->osdev, msdu, tso_info);
  465. TSO_DEBUG(" %s: msdu_info->num_seg: %d", __func__,
  466. msdu_info->num_seg);
  467. if (!(msdu_info->num_seg)) {
  468. /*
  469. * Free allocated TSO seg desc and number seg desc,
  470. * do unmap for segments if dma map has done.
  471. */
  472. DP_TRACE(ERROR, "%s: Failed to get tso info", __func__);
  473. dp_tx_free_remaining_tso_desc(soc, msdu_info, true);
  474. return QDF_STATUS_E_INVAL;
  475. }
  476. tso_info->curr_seg = tso_info->tso_seg_list;
  477. return QDF_STATUS_SUCCESS;
  478. }
  479. #else
  480. static QDF_STATUS dp_tx_prepare_tso(struct dp_vdev *vdev,
  481. qdf_nbuf_t msdu, struct dp_tx_msdu_info_s *msdu_info)
  482. {
  483. return QDF_STATUS_E_NOMEM;
  484. }
  485. #endif
  486. /**
  487. * dp_tx_prepare_ext_desc() - Allocate and prepare MSDU extension descriptor
  488. * @vdev: DP Vdev handle
  489. * @msdu_info: MSDU info to be setup in MSDU extension descriptor
  490. * @desc_pool_id: Descriptor Pool ID
  491. *
  492. * Return:
  493. */
  494. static
  495. struct dp_tx_ext_desc_elem_s *dp_tx_prepare_ext_desc(struct dp_vdev *vdev,
  496. struct dp_tx_msdu_info_s *msdu_info, uint8_t desc_pool_id)
  497. {
  498. uint8_t i;
  499. uint8_t cached_ext_desc[HAL_TX_EXT_DESC_WITH_META_DATA];
  500. struct dp_tx_seg_info_s *seg_info;
  501. struct dp_tx_ext_desc_elem_s *msdu_ext_desc;
  502. struct dp_soc *soc = vdev->pdev->soc;
  503. /* Allocate an extension descriptor */
  504. msdu_ext_desc = dp_tx_ext_desc_alloc(soc, desc_pool_id);
  505. qdf_mem_zero(&cached_ext_desc[0], HAL_TX_EXT_DESC_WITH_META_DATA);
  506. if (!msdu_ext_desc) {
  507. DP_STATS_INC(vdev, tx_i.dropped.desc_na.num, 1);
  508. return NULL;
  509. }
  510. if (msdu_info->exception_fw &&
  511. qdf_unlikely(vdev->mesh_vdev)) {
  512. qdf_mem_copy(&cached_ext_desc[HAL_TX_EXTENSION_DESC_LEN_BYTES],
  513. &msdu_info->meta_data[0],
  514. sizeof(struct htt_tx_msdu_desc_ext2_t));
  515. qdf_atomic_inc(&vdev->pdev->num_tx_exception);
  516. }
  517. switch (msdu_info->frm_type) {
  518. case dp_tx_frm_sg:
  519. case dp_tx_frm_me:
  520. case dp_tx_frm_raw:
  521. seg_info = msdu_info->u.sg_info.curr_seg;
  522. /* Update the buffer pointers in MSDU Extension Descriptor */
  523. for (i = 0; i < seg_info->frag_cnt; i++) {
  524. hal_tx_ext_desc_set_buffer(&cached_ext_desc[0], i,
  525. seg_info->frags[i].paddr_lo,
  526. seg_info->frags[i].paddr_hi,
  527. seg_info->frags[i].len);
  528. }
  529. break;
  530. case dp_tx_frm_tso:
  531. dp_tx_prepare_tso_ext_desc(&msdu_info->u.tso_info.curr_seg->seg,
  532. &cached_ext_desc[0]);
  533. break;
  534. default:
  535. break;
  536. }
  537. QDF_TRACE_HEX_DUMP(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  538. cached_ext_desc, HAL_TX_EXT_DESC_WITH_META_DATA);
  539. hal_tx_ext_desc_sync(&cached_ext_desc[0],
  540. msdu_ext_desc->vaddr);
  541. return msdu_ext_desc;
  542. }
  543. /**
  544. * dp_tx_trace_pkt() - Trace TX packet at DP layer
  545. *
  546. * @skb: skb to be traced
  547. * @msdu_id: msdu_id of the packet
  548. * @vdev_id: vdev_id of the packet
  549. *
  550. * Return: None
  551. */
  552. static void dp_tx_trace_pkt(qdf_nbuf_t skb, uint16_t msdu_id,
  553. uint8_t vdev_id)
  554. {
  555. QDF_NBUF_CB_TX_PACKET_TRACK(skb) = QDF_NBUF_TX_PKT_DATA_TRACK;
  556. QDF_NBUF_CB_TX_DP_TRACE(skb) = 1;
  557. DPTRACE(qdf_dp_trace_ptr(skb,
  558. QDF_DP_TRACE_LI_DP_TX_PACKET_PTR_RECORD,
  559. QDF_TRACE_DEFAULT_PDEV_ID,
  560. qdf_nbuf_data_addr(skb),
  561. sizeof(qdf_nbuf_data(skb)),
  562. msdu_id, vdev_id));
  563. qdf_dp_trace_log_pkt(vdev_id, skb, QDF_TX, QDF_TRACE_DEFAULT_PDEV_ID);
  564. DPTRACE(qdf_dp_trace_data_pkt(skb, QDF_TRACE_DEFAULT_PDEV_ID,
  565. QDF_DP_TRACE_LI_DP_TX_PACKET_RECORD,
  566. msdu_id, QDF_TX));
  567. }
  568. #ifdef QCA_512M_CONFIG
  569. /**
  570. * dp_tx_pdev_pflow_control - Check if allocated tx descriptors reached max
  571. * tx descriptor configured value
  572. * @vdev: DP vdev handle
  573. *
  574. * Return: true if allocated tx descriptors reached max configured value, else
  575. * false.
  576. */
  577. static inline bool
  578. dp_tx_pdev_pflow_control(struct dp_vdev *vdev)
  579. {
  580. struct dp_pdev *pdev = vdev->pdev;
  581. if (qdf_atomic_read(&pdev->num_tx_outstanding) >=
  582. pdev->num_tx_allowed) {
  583. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  584. "%s: queued packets are more than max tx, drop the frame",
  585. __func__);
  586. DP_STATS_INC(vdev, tx_i.dropped.desc_na.num, 1);
  587. return true;
  588. }
  589. return false;
  590. }
  591. #else
  592. static inline bool
  593. dp_tx_pdev_pflow_control(struct dp_vdev *vdev)
  594. {
  595. return false;
  596. }
  597. #endif
  598. /**
  599. * dp_tx_desc_prepare_single - Allocate and prepare Tx descriptor
  600. * @vdev: DP vdev handle
  601. * @nbuf: skb
  602. * @desc_pool_id: Descriptor pool ID
  603. * @meta_data: Metadata to the fw
  604. * @tx_exc_metadata: Handle that holds exception path metadata
  605. * Allocate and prepare Tx descriptor with msdu information.
  606. *
  607. * Return: Pointer to Tx Descriptor on success,
  608. * NULL on failure
  609. */
  610. static
  611. struct dp_tx_desc_s *dp_tx_prepare_desc_single(struct dp_vdev *vdev,
  612. qdf_nbuf_t nbuf, uint8_t desc_pool_id,
  613. struct dp_tx_msdu_info_s *msdu_info,
  614. struct cdp_tx_exception_metadata *tx_exc_metadata)
  615. {
  616. uint8_t align_pad;
  617. uint8_t is_exception = 0;
  618. uint8_t htt_hdr_size;
  619. qdf_ether_header_t *eh;
  620. struct dp_tx_desc_s *tx_desc;
  621. struct dp_pdev *pdev = vdev->pdev;
  622. struct dp_soc *soc = pdev->soc;
  623. if (dp_tx_pdev_pflow_control(vdev))
  624. return NULL;
  625. /* Allocate software Tx descriptor */
  626. tx_desc = dp_tx_desc_alloc(soc, desc_pool_id);
  627. if (qdf_unlikely(!tx_desc)) {
  628. DP_STATS_INC(vdev, tx_i.dropped.desc_na.num, 1);
  629. return NULL;
  630. }
  631. /* Flow control/Congestion Control counters */
  632. qdf_atomic_inc(&pdev->num_tx_outstanding);
  633. /* Initialize the SW tx descriptor */
  634. tx_desc->nbuf = nbuf;
  635. tx_desc->frm_type = dp_tx_frm_std;
  636. tx_desc->tx_encap_type = (tx_exc_metadata ?
  637. tx_exc_metadata->tx_encap_type : vdev->tx_encap_type);
  638. tx_desc->vdev = vdev;
  639. tx_desc->pdev = pdev;
  640. tx_desc->msdu_ext_desc = NULL;
  641. tx_desc->pkt_offset = 0;
  642. dp_tx_trace_pkt(nbuf, tx_desc->id, vdev->vdev_id);
  643. /*
  644. * For special modes (vdev_type == ocb or mesh), data frames should be
  645. * transmitted using varying transmit parameters (tx spec) which include
  646. * transmit rate, power, priority, channel, channel bandwidth , nss etc.
  647. * These are filled in HTT MSDU descriptor and sent in frame pre-header.
  648. * These frames are sent as exception packets to firmware.
  649. *
  650. * HW requirement is that metadata should always point to a
  651. * 8-byte aligned address. So we add alignment pad to start of buffer.
  652. * HTT Metadata should be ensured to be multiple of 8-bytes,
  653. * to get 8-byte aligned start address along with align_pad added
  654. *
  655. * |-----------------------------|
  656. * | |
  657. * |-----------------------------| <-----Buffer Pointer Address given
  658. * | | ^ in HW descriptor (aligned)
  659. * | HTT Metadata | |
  660. * | | |
  661. * | | | Packet Offset given in descriptor
  662. * | | |
  663. * |-----------------------------| |
  664. * | Alignment Pad | v
  665. * |-----------------------------| <----- Actual buffer start address
  666. * | SKB Data | (Unaligned)
  667. * | |
  668. * | |
  669. * | |
  670. * | |
  671. * | |
  672. * |-----------------------------|
  673. */
  674. if (qdf_unlikely((msdu_info->exception_fw)) ||
  675. (vdev->opmode == wlan_op_mode_ocb)) {
  676. align_pad = ((unsigned long) qdf_nbuf_data(nbuf)) & 0x7;
  677. if (qdf_unlikely(qdf_nbuf_headroom(nbuf) < align_pad)) {
  678. DP_STATS_INC(vdev,
  679. tx_i.dropped.headroom_insufficient, 1);
  680. goto failure;
  681. }
  682. if (qdf_nbuf_push_head(nbuf, align_pad) == NULL) {
  683. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  684. "qdf_nbuf_push_head failed");
  685. goto failure;
  686. }
  687. htt_hdr_size = dp_tx_prepare_htt_metadata(vdev, nbuf,
  688. msdu_info->meta_data);
  689. if (htt_hdr_size == 0)
  690. goto failure;
  691. tx_desc->pkt_offset = align_pad + htt_hdr_size;
  692. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  693. is_exception = 1;
  694. }
  695. if (qdf_unlikely(QDF_STATUS_SUCCESS !=
  696. qdf_nbuf_map(soc->osdev, nbuf,
  697. QDF_DMA_TO_DEVICE))) {
  698. /* Handle failure */
  699. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  700. "qdf_nbuf_map failed");
  701. DP_STATS_INC(vdev, tx_i.dropped.dma_error, 1);
  702. goto failure;
  703. }
  704. if (qdf_unlikely(vdev->nawds_enabled)) {
  705. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  706. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost)) {
  707. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  708. is_exception = 1;
  709. }
  710. }
  711. #if !TQM_BYPASS_WAR
  712. if (is_exception || tx_exc_metadata)
  713. #endif
  714. {
  715. /* Temporary WAR due to TQM VP issues */
  716. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  717. qdf_atomic_inc(&pdev->num_tx_exception);
  718. }
  719. return tx_desc;
  720. failure:
  721. dp_tx_desc_release(tx_desc, desc_pool_id);
  722. return NULL;
  723. }
  724. /**
  725. * dp_tx_prepare_desc() - Allocate and prepare Tx descriptor for multisegment frame
  726. * @vdev: DP vdev handle
  727. * @nbuf: skb
  728. * @msdu_info: Info to be setup in MSDU descriptor and MSDU extension descriptor
  729. * @desc_pool_id : Descriptor Pool ID
  730. *
  731. * Allocate and prepare Tx descriptor with msdu and fragment descritor
  732. * information. For frames wth fragments, allocate and prepare
  733. * an MSDU extension descriptor
  734. *
  735. * Return: Pointer to Tx Descriptor on success,
  736. * NULL on failure
  737. */
  738. static struct dp_tx_desc_s *dp_tx_prepare_desc(struct dp_vdev *vdev,
  739. qdf_nbuf_t nbuf, struct dp_tx_msdu_info_s *msdu_info,
  740. uint8_t desc_pool_id)
  741. {
  742. struct dp_tx_desc_s *tx_desc;
  743. struct dp_tx_ext_desc_elem_s *msdu_ext_desc;
  744. struct dp_pdev *pdev = vdev->pdev;
  745. struct dp_soc *soc = pdev->soc;
  746. if (dp_tx_pdev_pflow_control(vdev))
  747. return NULL;
  748. /* Allocate software Tx descriptor */
  749. tx_desc = dp_tx_desc_alloc(soc, desc_pool_id);
  750. if (!tx_desc) {
  751. DP_STATS_INC(vdev, tx_i.dropped.desc_na.num, 1);
  752. return NULL;
  753. }
  754. /* Flow control/Congestion Control counters */
  755. qdf_atomic_inc(&pdev->num_tx_outstanding);
  756. /* Initialize the SW tx descriptor */
  757. tx_desc->nbuf = nbuf;
  758. tx_desc->frm_type = msdu_info->frm_type;
  759. tx_desc->tx_encap_type = vdev->tx_encap_type;
  760. tx_desc->vdev = vdev;
  761. tx_desc->pdev = pdev;
  762. tx_desc->pkt_offset = 0;
  763. tx_desc->tso_desc = msdu_info->u.tso_info.curr_seg;
  764. tx_desc->tso_num_desc = msdu_info->u.tso_info.tso_num_seg_list;
  765. dp_tx_trace_pkt(nbuf, tx_desc->id, vdev->vdev_id);
  766. /* Handle scattered frames - TSO/SG/ME */
  767. /* Allocate and prepare an extension descriptor for scattered frames */
  768. msdu_ext_desc = dp_tx_prepare_ext_desc(vdev, msdu_info, desc_pool_id);
  769. if (!msdu_ext_desc) {
  770. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  771. "%s Tx Extension Descriptor Alloc Fail",
  772. __func__);
  773. goto failure;
  774. }
  775. #if TQM_BYPASS_WAR
  776. /* Temporary WAR due to TQM VP issues */
  777. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  778. qdf_atomic_inc(&pdev->num_tx_exception);
  779. #endif
  780. if (qdf_unlikely(msdu_info->exception_fw))
  781. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  782. tx_desc->msdu_ext_desc = msdu_ext_desc;
  783. tx_desc->flags |= DP_TX_DESC_FLAG_FRAG;
  784. return tx_desc;
  785. failure:
  786. dp_tx_desc_release(tx_desc, desc_pool_id);
  787. return NULL;
  788. }
  789. /**
  790. * dp_tx_prepare_raw() - Prepare RAW packet TX
  791. * @vdev: DP vdev handle
  792. * @nbuf: buffer pointer
  793. * @seg_info: Pointer to Segment info Descriptor to be prepared
  794. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension
  795. * descriptor
  796. *
  797. * Return:
  798. */
  799. static qdf_nbuf_t dp_tx_prepare_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  800. struct dp_tx_seg_info_s *seg_info, struct dp_tx_msdu_info_s *msdu_info)
  801. {
  802. qdf_nbuf_t curr_nbuf = NULL;
  803. uint16_t total_len = 0;
  804. qdf_dma_addr_t paddr;
  805. int32_t i;
  806. int32_t mapped_buf_num = 0;
  807. struct dp_tx_sg_info_s *sg_info = &msdu_info->u.sg_info;
  808. qdf_dot3_qosframe_t *qos_wh = (qdf_dot3_qosframe_t *) nbuf->data;
  809. DP_STATS_INC_PKT(vdev, tx_i.raw.raw_pkt, 1, qdf_nbuf_len(nbuf));
  810. /* SWAR for HW: Enable WEP bit in the AMSDU frames for RAW mode */
  811. if (vdev->raw_mode_war &&
  812. (qos_wh->i_fc[0] & QDF_IEEE80211_FC0_SUBTYPE_QOS))
  813. qos_wh->i_fc[1] |= IEEE80211_FC1_WEP;
  814. for (curr_nbuf = nbuf, i = 0; curr_nbuf;
  815. curr_nbuf = qdf_nbuf_next(curr_nbuf), i++) {
  816. if (QDF_STATUS_SUCCESS != qdf_nbuf_map(vdev->osdev, curr_nbuf,
  817. QDF_DMA_TO_DEVICE)) {
  818. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  819. "%s dma map error ", __func__);
  820. DP_STATS_INC(vdev, tx_i.raw.dma_map_error, 1);
  821. mapped_buf_num = i;
  822. goto error;
  823. }
  824. paddr = qdf_nbuf_get_frag_paddr(curr_nbuf, 0);
  825. seg_info->frags[i].paddr_lo = paddr;
  826. seg_info->frags[i].paddr_hi = ((uint64_t)paddr >> 32);
  827. seg_info->frags[i].len = qdf_nbuf_len(curr_nbuf);
  828. seg_info->frags[i].vaddr = (void *) curr_nbuf;
  829. total_len += qdf_nbuf_len(curr_nbuf);
  830. }
  831. seg_info->frag_cnt = i;
  832. seg_info->total_len = total_len;
  833. seg_info->next = NULL;
  834. sg_info->curr_seg = seg_info;
  835. msdu_info->frm_type = dp_tx_frm_raw;
  836. msdu_info->num_seg = 1;
  837. return nbuf;
  838. error:
  839. i = 0;
  840. while (nbuf) {
  841. curr_nbuf = nbuf;
  842. if (i < mapped_buf_num) {
  843. qdf_nbuf_unmap(vdev->osdev, curr_nbuf, QDF_DMA_TO_DEVICE);
  844. i++;
  845. }
  846. nbuf = qdf_nbuf_next(nbuf);
  847. qdf_nbuf_free(curr_nbuf);
  848. }
  849. return NULL;
  850. }
  851. /**
  852. * dp_tx_hw_enqueue() - Enqueue to TCL HW for transmit
  853. * @soc: DP Soc Handle
  854. * @vdev: DP vdev handle
  855. * @tx_desc: Tx Descriptor Handle
  856. * @tid: TID from HLOS for overriding default DSCP-TID mapping
  857. * @fw_metadata: Metadata to send to Target Firmware along with frame
  858. * @ring_id: Ring ID of H/W ring to which we enqueue the packet
  859. * @tx_exc_metadata: Handle that holds exception path meta data
  860. *
  861. * Gets the next free TCL HW DMA descriptor and sets up required parameters
  862. * from software Tx descriptor
  863. *
  864. * Return:
  865. */
  866. static QDF_STATUS dp_tx_hw_enqueue(struct dp_soc *soc, struct dp_vdev *vdev,
  867. struct dp_tx_desc_s *tx_desc, uint8_t tid,
  868. uint16_t fw_metadata, uint8_t ring_id,
  869. struct cdp_tx_exception_metadata
  870. *tx_exc_metadata)
  871. {
  872. uint8_t type;
  873. uint16_t length;
  874. void *hal_tx_desc, *hal_tx_desc_cached;
  875. qdf_dma_addr_t dma_addr;
  876. uint8_t cached_desc[HAL_TX_DESC_LEN_BYTES];
  877. enum cdp_sec_type sec_type = (tx_exc_metadata ?
  878. tx_exc_metadata->sec_type : vdev->sec_type);
  879. /* Return Buffer Manager ID */
  880. uint8_t bm_id = ring_id;
  881. void *hal_srng = soc->tcl_data_ring[ring_id].hal_srng;
  882. hal_tx_desc_cached = (void *) cached_desc;
  883. qdf_mem_zero(hal_tx_desc_cached, HAL_TX_DESC_LEN_BYTES);
  884. if (tx_desc->flags & DP_TX_DESC_FLAG_FRAG) {
  885. length = HAL_TX_EXT_DESC_WITH_META_DATA;
  886. type = HAL_TX_BUF_TYPE_EXT_DESC;
  887. dma_addr = tx_desc->msdu_ext_desc->paddr;
  888. } else {
  889. length = qdf_nbuf_len(tx_desc->nbuf) - tx_desc->pkt_offset;
  890. type = HAL_TX_BUF_TYPE_BUFFER;
  891. dma_addr = qdf_nbuf_mapped_paddr_get(tx_desc->nbuf);
  892. }
  893. hal_tx_desc_set_fw_metadata(hal_tx_desc_cached, fw_metadata);
  894. hal_tx_desc_set_buf_addr(hal_tx_desc_cached,
  895. dma_addr, bm_id, tx_desc->id,
  896. type, soc->hal_soc);
  897. if (!dp_tx_is_desc_id_valid(soc, tx_desc->id))
  898. return QDF_STATUS_E_RESOURCES;
  899. hal_tx_desc_set_buf_length(hal_tx_desc_cached, length);
  900. hal_tx_desc_set_buf_offset(hal_tx_desc_cached, tx_desc->pkt_offset);
  901. hal_tx_desc_set_encap_type(hal_tx_desc_cached, tx_desc->tx_encap_type);
  902. hal_tx_desc_set_lmac_id(soc->hal_soc, hal_tx_desc_cached,
  903. vdev->pdev->lmac_id);
  904. hal_tx_desc_set_search_type(soc->hal_soc, hal_tx_desc_cached,
  905. vdev->search_type);
  906. hal_tx_desc_set_search_index(soc->hal_soc, hal_tx_desc_cached,
  907. vdev->bss_ast_hash);
  908. hal_tx_desc_set_dscp_tid_table_id(soc->hal_soc, hal_tx_desc_cached,
  909. vdev->dscp_tid_map_id);
  910. hal_tx_desc_set_encrypt_type(hal_tx_desc_cached,
  911. sec_type_map[sec_type]);
  912. dp_verbose_debug("length:%d , type = %d, dma_addr %llx, offset %d desc id %u",
  913. length, type, (uint64_t)dma_addr,
  914. tx_desc->pkt_offset, tx_desc->id);
  915. if (tx_desc->flags & DP_TX_DESC_FLAG_TO_FW)
  916. hal_tx_desc_set_to_fw(hal_tx_desc_cached, 1);
  917. hal_tx_desc_set_addr_search_flags(hal_tx_desc_cached,
  918. vdev->hal_desc_addr_search_flags);
  919. /* verify checksum offload configuration*/
  920. if ((wlan_cfg_get_checksum_offload(soc->wlan_cfg_ctx)) &&
  921. ((qdf_nbuf_get_tx_cksum(tx_desc->nbuf) == QDF_NBUF_TX_CKSUM_TCP_UDP)
  922. || qdf_nbuf_is_tso(tx_desc->nbuf))) {
  923. hal_tx_desc_set_l3_checksum_en(hal_tx_desc_cached, 1);
  924. hal_tx_desc_set_l4_checksum_en(hal_tx_desc_cached, 1);
  925. }
  926. if (tid != HTT_TX_EXT_TID_INVALID)
  927. hal_tx_desc_set_hlos_tid(hal_tx_desc_cached, tid);
  928. if (tx_desc->flags & DP_TX_DESC_FLAG_MESH)
  929. hal_tx_desc_set_mesh_en(hal_tx_desc_cached, 1);
  930. tx_desc->timestamp = qdf_ktime_to_ms(qdf_ktime_get());
  931. /* Sync cached descriptor with HW */
  932. hal_tx_desc = hal_srng_src_get_next(soc->hal_soc, hal_srng);
  933. if (!hal_tx_desc) {
  934. dp_verbose_debug("TCL ring full ring_id:%d", ring_id);
  935. DP_STATS_INC(soc, tx.tcl_ring_full[ring_id], 1);
  936. DP_STATS_INC(vdev, tx_i.dropped.enqueue_fail, 1);
  937. return QDF_STATUS_E_RESOURCES;
  938. }
  939. tx_desc->flags |= DP_TX_DESC_FLAG_QUEUED_TX;
  940. hal_tx_desc_sync(hal_tx_desc_cached, hal_tx_desc);
  941. DP_STATS_INC_PKT(vdev, tx_i.processed, 1, length);
  942. return QDF_STATUS_SUCCESS;
  943. }
  944. /**
  945. * dp_cce_classify() - Classify the frame based on CCE rules
  946. * @vdev: DP vdev handle
  947. * @nbuf: skb
  948. *
  949. * Classify frames based on CCE rules
  950. * Return: bool( true if classified,
  951. * else false)
  952. */
  953. static bool dp_cce_classify(struct dp_vdev *vdev, qdf_nbuf_t nbuf)
  954. {
  955. qdf_ether_header_t *eh = NULL;
  956. uint16_t ether_type;
  957. qdf_llc_t *llcHdr;
  958. qdf_nbuf_t nbuf_clone = NULL;
  959. qdf_dot3_qosframe_t *qos_wh = NULL;
  960. /* for mesh packets don't do any classification */
  961. if (qdf_unlikely(vdev->mesh_vdev))
  962. return false;
  963. if (qdf_likely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  964. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  965. ether_type = eh->ether_type;
  966. llcHdr = (qdf_llc_t *)(nbuf->data +
  967. sizeof(qdf_ether_header_t));
  968. } else {
  969. qos_wh = (qdf_dot3_qosframe_t *) nbuf->data;
  970. /* For encrypted packets don't do any classification */
  971. if (qdf_unlikely(qos_wh->i_fc[1] & IEEE80211_FC1_WEP))
  972. return false;
  973. if (qdf_unlikely(qos_wh->i_fc[0] & QDF_IEEE80211_FC0_SUBTYPE_QOS)) {
  974. if (qdf_unlikely(
  975. qos_wh->i_fc[1] & QDF_IEEE80211_FC1_TODS &&
  976. qos_wh->i_fc[1] & QDF_IEEE80211_FC1_FROMDS)) {
  977. ether_type = *(uint16_t *)(nbuf->data
  978. + QDF_IEEE80211_4ADDR_HDR_LEN
  979. + sizeof(qdf_llc_t)
  980. - sizeof(ether_type));
  981. llcHdr = (qdf_llc_t *)(nbuf->data +
  982. QDF_IEEE80211_4ADDR_HDR_LEN);
  983. } else {
  984. ether_type = *(uint16_t *)(nbuf->data
  985. + QDF_IEEE80211_3ADDR_HDR_LEN
  986. + sizeof(qdf_llc_t)
  987. - sizeof(ether_type));
  988. llcHdr = (qdf_llc_t *)(nbuf->data +
  989. QDF_IEEE80211_3ADDR_HDR_LEN);
  990. }
  991. if (qdf_unlikely(DP_FRAME_IS_SNAP(llcHdr)
  992. && (ether_type ==
  993. qdf_htons(QDF_NBUF_TRAC_EAPOL_ETH_TYPE)))) {
  994. DP_STATS_INC(vdev, tx_i.cce_classified_raw, 1);
  995. return true;
  996. }
  997. }
  998. return false;
  999. }
  1000. if (qdf_unlikely(DP_FRAME_IS_SNAP(llcHdr))) {
  1001. ether_type = *(uint16_t *)(nbuf->data + 2*QDF_MAC_ADDR_SIZE +
  1002. sizeof(*llcHdr));
  1003. nbuf_clone = qdf_nbuf_clone(nbuf);
  1004. if (qdf_unlikely(nbuf_clone)) {
  1005. qdf_nbuf_pull_head(nbuf_clone, sizeof(*llcHdr));
  1006. if (ether_type == htons(ETHERTYPE_VLAN)) {
  1007. qdf_nbuf_pull_head(nbuf_clone,
  1008. sizeof(qdf_net_vlanhdr_t));
  1009. }
  1010. }
  1011. } else {
  1012. if (ether_type == htons(ETHERTYPE_VLAN)) {
  1013. nbuf_clone = qdf_nbuf_clone(nbuf);
  1014. if (qdf_unlikely(nbuf_clone)) {
  1015. qdf_nbuf_pull_head(nbuf_clone,
  1016. sizeof(qdf_net_vlanhdr_t));
  1017. }
  1018. }
  1019. }
  1020. if (qdf_unlikely(nbuf_clone))
  1021. nbuf = nbuf_clone;
  1022. if (qdf_unlikely(qdf_nbuf_is_ipv4_eapol_pkt(nbuf)
  1023. || qdf_nbuf_is_ipv4_arp_pkt(nbuf)
  1024. || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)
  1025. || qdf_nbuf_is_ipv4_tdls_pkt(nbuf)
  1026. || (qdf_nbuf_is_ipv4_pkt(nbuf)
  1027. && qdf_nbuf_is_ipv4_dhcp_pkt(nbuf))
  1028. || (qdf_nbuf_is_ipv6_pkt(nbuf) &&
  1029. qdf_nbuf_is_ipv6_dhcp_pkt(nbuf)))) {
  1030. if (qdf_unlikely(nbuf_clone))
  1031. qdf_nbuf_free(nbuf_clone);
  1032. return true;
  1033. }
  1034. if (qdf_unlikely(nbuf_clone))
  1035. qdf_nbuf_free(nbuf_clone);
  1036. return false;
  1037. }
  1038. /**
  1039. * dp_tx_get_tid() - Obtain TID to be used for this frame
  1040. * @vdev: DP vdev handle
  1041. * @nbuf: skb
  1042. *
  1043. * Extract the DSCP or PCP information from frame and map into TID value.
  1044. *
  1045. * Return: void
  1046. */
  1047. static void dp_tx_get_tid(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1048. struct dp_tx_msdu_info_s *msdu_info)
  1049. {
  1050. uint8_t tos = 0, dscp_tid_override = 0;
  1051. uint8_t *hdr_ptr, *L3datap;
  1052. uint8_t is_mcast = 0;
  1053. qdf_ether_header_t *eh = NULL;
  1054. qdf_ethervlan_header_t *evh = NULL;
  1055. uint16_t ether_type;
  1056. qdf_llc_t *llcHdr;
  1057. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  1058. DP_TX_TID_OVERRIDE(msdu_info, nbuf);
  1059. if (qdf_likely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  1060. eh = (qdf_ether_header_t *)nbuf->data;
  1061. hdr_ptr = eh->ether_dhost;
  1062. L3datap = hdr_ptr + sizeof(qdf_ether_header_t);
  1063. } else {
  1064. qdf_dot3_qosframe_t *qos_wh =
  1065. (qdf_dot3_qosframe_t *) nbuf->data;
  1066. msdu_info->tid = qos_wh->i_fc[0] & DP_FC0_SUBTYPE_QOS ?
  1067. qos_wh->i_qos[0] & DP_QOS_TID : 0;
  1068. return;
  1069. }
  1070. is_mcast = DP_FRAME_IS_MULTICAST(hdr_ptr);
  1071. ether_type = eh->ether_type;
  1072. llcHdr = (qdf_llc_t *)(nbuf->data + sizeof(qdf_ether_header_t));
  1073. /*
  1074. * Check if packet is dot3 or eth2 type.
  1075. */
  1076. if (DP_FRAME_IS_LLC(ether_type) && DP_FRAME_IS_SNAP(llcHdr)) {
  1077. ether_type = (uint16_t)*(nbuf->data + 2*QDF_MAC_ADDR_SIZE +
  1078. sizeof(*llcHdr));
  1079. if (ether_type == htons(ETHERTYPE_VLAN)) {
  1080. L3datap = hdr_ptr + sizeof(qdf_ethervlan_header_t) +
  1081. sizeof(*llcHdr);
  1082. ether_type = (uint16_t)*(nbuf->data + 2*QDF_MAC_ADDR_SIZE
  1083. + sizeof(*llcHdr) +
  1084. sizeof(qdf_net_vlanhdr_t));
  1085. } else {
  1086. L3datap = hdr_ptr + sizeof(qdf_ether_header_t) +
  1087. sizeof(*llcHdr);
  1088. }
  1089. } else {
  1090. if (ether_type == htons(ETHERTYPE_VLAN)) {
  1091. evh = (qdf_ethervlan_header_t *) eh;
  1092. ether_type = evh->ether_type;
  1093. L3datap = hdr_ptr + sizeof(qdf_ethervlan_header_t);
  1094. }
  1095. }
  1096. /*
  1097. * Find priority from IP TOS DSCP field
  1098. */
  1099. if (qdf_nbuf_is_ipv4_pkt(nbuf)) {
  1100. qdf_net_iphdr_t *ip = (qdf_net_iphdr_t *) L3datap;
  1101. if (qdf_nbuf_is_ipv4_dhcp_pkt(nbuf)) {
  1102. /* Only for unicast frames */
  1103. if (!is_mcast) {
  1104. /* send it on VO queue */
  1105. msdu_info->tid = DP_VO_TID;
  1106. }
  1107. } else {
  1108. /*
  1109. * IP frame: exclude ECN bits 0-1 and map DSCP bits 2-7
  1110. * from TOS byte.
  1111. */
  1112. tos = ip->ip_tos;
  1113. dscp_tid_override = 1;
  1114. }
  1115. } else if (qdf_nbuf_is_ipv6_pkt(nbuf)) {
  1116. /* TODO
  1117. * use flowlabel
  1118. *igmpmld cases to be handled in phase 2
  1119. */
  1120. unsigned long ver_pri_flowlabel;
  1121. unsigned long pri;
  1122. ver_pri_flowlabel = *(unsigned long *) L3datap;
  1123. pri = (ntohl(ver_pri_flowlabel) & IPV6_FLOWINFO_PRIORITY) >>
  1124. DP_IPV6_PRIORITY_SHIFT;
  1125. tos = pri;
  1126. dscp_tid_override = 1;
  1127. } else if (qdf_nbuf_is_ipv4_eapol_pkt(nbuf))
  1128. msdu_info->tid = DP_VO_TID;
  1129. else if (qdf_nbuf_is_ipv4_arp_pkt(nbuf)) {
  1130. /* Only for unicast frames */
  1131. if (!is_mcast) {
  1132. /* send ucast arp on VO queue */
  1133. msdu_info->tid = DP_VO_TID;
  1134. }
  1135. }
  1136. /*
  1137. * Assign all MCAST packets to BE
  1138. */
  1139. if (qdf_unlikely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  1140. if (is_mcast) {
  1141. tos = 0;
  1142. dscp_tid_override = 1;
  1143. }
  1144. }
  1145. if (dscp_tid_override == 1) {
  1146. tos = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  1147. msdu_info->tid = pdev->dscp_tid_map[vdev->dscp_tid_map_id][tos];
  1148. }
  1149. if (msdu_info->tid >= CDP_MAX_DATA_TIDS)
  1150. msdu_info->tid = CDP_MAX_DATA_TIDS - 1;
  1151. return;
  1152. }
  1153. /**
  1154. * dp_tx_classify_tid() - Obtain TID to be used for this frame
  1155. * @vdev: DP vdev handle
  1156. * @nbuf: skb
  1157. *
  1158. * Software based TID classification is required when more than 2 DSCP-TID
  1159. * mapping tables are needed.
  1160. * Hardware supports 2 DSCP-TID mapping tables for HKv1 and 48 for HKv2.
  1161. *
  1162. * Return: void
  1163. */
  1164. static void dp_tx_classify_tid(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1165. struct dp_tx_msdu_info_s *msdu_info)
  1166. {
  1167. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  1168. DP_TX_TID_OVERRIDE(msdu_info, nbuf);
  1169. if (pdev->soc && vdev->dscp_tid_map_id < pdev->soc->num_hw_dscp_tid_map)
  1170. return;
  1171. /* for mesh packets don't do any classification */
  1172. if (qdf_unlikely(vdev->mesh_vdev))
  1173. return;
  1174. dp_tx_get_tid(vdev, nbuf, msdu_info);
  1175. }
  1176. #ifdef FEATURE_WLAN_TDLS
  1177. /**
  1178. * dp_tx_update_tdls_flags() - Update descriptor flags for TDLS frame
  1179. * @tx_desc: TX descriptor
  1180. *
  1181. * Return: None
  1182. */
  1183. static void dp_tx_update_tdls_flags(struct dp_tx_desc_s *tx_desc)
  1184. {
  1185. if (tx_desc->vdev) {
  1186. if (tx_desc->vdev->is_tdls_frame) {
  1187. tx_desc->flags |= DP_TX_DESC_FLAG_TDLS_FRAME;
  1188. tx_desc->vdev->is_tdls_frame = false;
  1189. }
  1190. }
  1191. }
  1192. /**
  1193. * dp_non_std_tx_comp_free_buff() - Free the non std tx packet buffer
  1194. * @tx_desc: TX descriptor
  1195. * @vdev: datapath vdev handle
  1196. *
  1197. * Return: None
  1198. */
  1199. static void dp_non_std_tx_comp_free_buff(struct dp_tx_desc_s *tx_desc,
  1200. struct dp_vdev *vdev)
  1201. {
  1202. struct hal_tx_completion_status ts = {0};
  1203. qdf_nbuf_t nbuf = tx_desc->nbuf;
  1204. hal_tx_comp_get_status(&tx_desc->comp, &ts, vdev->pdev->soc->hal_soc);
  1205. if (vdev->tx_non_std_data_callback.func) {
  1206. qdf_nbuf_set_next(tx_desc->nbuf, NULL);
  1207. vdev->tx_non_std_data_callback.func(
  1208. vdev->tx_non_std_data_callback.ctxt,
  1209. nbuf, ts.status);
  1210. return;
  1211. }
  1212. }
  1213. #else
  1214. static inline void dp_tx_update_tdls_flags(struct dp_tx_desc_s *tx_desc)
  1215. {
  1216. }
  1217. static inline void dp_non_std_tx_comp_free_buff(struct dp_tx_desc_s *tx_desc,
  1218. struct dp_vdev *vdev)
  1219. {
  1220. }
  1221. #endif
  1222. /**
  1223. * dp_tx_send_msdu_single() - Setup descriptor and enqueue single MSDU to TCL
  1224. * @vdev: DP vdev handle
  1225. * @nbuf: skb
  1226. * @tid: TID from HLOS for overriding default DSCP-TID mapping
  1227. * @meta_data: Metadata to the fw
  1228. * @tx_q: Tx queue to be used for this Tx frame
  1229. * @peer_id: peer_id of the peer in case of NAWDS frames
  1230. * @tx_exc_metadata: Handle that holds exception path metadata
  1231. *
  1232. * Return: NULL on success,
  1233. * nbuf when it fails to send
  1234. */
  1235. static qdf_nbuf_t dp_tx_send_msdu_single(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1236. struct dp_tx_msdu_info_s *msdu_info, uint16_t peer_id,
  1237. struct cdp_tx_exception_metadata *tx_exc_metadata)
  1238. {
  1239. struct dp_pdev *pdev = vdev->pdev;
  1240. struct dp_soc *soc = pdev->soc;
  1241. struct dp_tx_desc_s *tx_desc;
  1242. QDF_STATUS status;
  1243. struct dp_tx_queue *tx_q = &(msdu_info->tx_queue);
  1244. void *hal_srng = soc->tcl_data_ring[tx_q->ring_id].hal_srng;
  1245. uint16_t htt_tcl_metadata = 0;
  1246. uint8_t tid = msdu_info->tid;
  1247. struct cdp_tid_tx_stats *tid_stats = NULL;
  1248. /* Setup Tx descriptor for an MSDU, and MSDU extension descriptor */
  1249. tx_desc = dp_tx_prepare_desc_single(vdev, nbuf, tx_q->desc_pool_id,
  1250. msdu_info, tx_exc_metadata);
  1251. if (!tx_desc) {
  1252. dp_err_rl("Tx_desc prepare Fail vdev %pK queue %d",
  1253. vdev, tx_q->desc_pool_id);
  1254. dp_tx_get_tid(vdev, nbuf, msdu_info);
  1255. tid_stats = &pdev->stats.tid_stats.tid_tx_stats[msdu_info->tid];
  1256. tid_stats->swdrop_cnt[TX_DESC_ERR]++;
  1257. return nbuf;
  1258. }
  1259. if (qdf_unlikely(soc->cce_disable)) {
  1260. if (dp_cce_classify(vdev, nbuf) == true) {
  1261. DP_STATS_INC(vdev, tx_i.cce_classified, 1);
  1262. tid = DP_VO_TID;
  1263. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  1264. }
  1265. }
  1266. dp_tx_update_tdls_flags(tx_desc);
  1267. if (qdf_unlikely(hal_srng_access_start(soc->hal_soc, hal_srng))) {
  1268. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1269. "%s %d : HAL RING Access Failed -- %pK",
  1270. __func__, __LINE__, hal_srng);
  1271. dp_tx_get_tid(vdev, nbuf, msdu_info);
  1272. tid_stats = &pdev->stats.tid_stats.tid_tx_stats[msdu_info->tid];
  1273. tid_stats->swdrop_cnt[TX_HAL_RING_ACCESS_ERR]++;
  1274. DP_STATS_INC(vdev, tx_i.dropped.ring_full, 1);
  1275. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  1276. qdf_nbuf_unmap(vdev->osdev, nbuf, QDF_DMA_TO_DEVICE);
  1277. goto fail_return;
  1278. }
  1279. if (qdf_unlikely(peer_id == DP_INVALID_PEER)) {
  1280. htt_tcl_metadata = vdev->htt_tcl_metadata;
  1281. HTT_TX_TCL_METADATA_HOST_INSPECTED_SET(htt_tcl_metadata, 1);
  1282. } else if (qdf_unlikely(peer_id != HTT_INVALID_PEER)) {
  1283. HTT_TX_TCL_METADATA_TYPE_SET(htt_tcl_metadata,
  1284. HTT_TCL_METADATA_TYPE_PEER_BASED);
  1285. HTT_TX_TCL_METADATA_PEER_ID_SET(htt_tcl_metadata,
  1286. peer_id);
  1287. } else
  1288. htt_tcl_metadata = vdev->htt_tcl_metadata;
  1289. if (msdu_info->exception_fw) {
  1290. HTT_TX_TCL_METADATA_VALID_HTT_SET(htt_tcl_metadata, 1);
  1291. }
  1292. /* Enqueue the Tx MSDU descriptor to HW for transmit */
  1293. status = dp_tx_hw_enqueue(soc, vdev, tx_desc, tid,
  1294. htt_tcl_metadata, tx_q->ring_id, tx_exc_metadata);
  1295. if (status != QDF_STATUS_SUCCESS) {
  1296. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1297. "%s Tx_hw_enqueue Fail tx_desc %pK queue %d",
  1298. __func__, tx_desc, tx_q->ring_id);
  1299. dp_tx_get_tid(vdev, nbuf, msdu_info);
  1300. tid_stats = &pdev->stats.tid_stats.tid_tx_stats[msdu_info->tid];
  1301. tid_stats->swdrop_cnt[TX_HW_ENQUEUE]++;
  1302. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  1303. qdf_nbuf_unmap(vdev->osdev, nbuf, QDF_DMA_TO_DEVICE);
  1304. goto fail_return;
  1305. }
  1306. nbuf = NULL;
  1307. fail_return:
  1308. if (hif_pm_runtime_get(soc->hif_handle) == 0) {
  1309. hal_srng_access_end(soc->hal_soc, hal_srng);
  1310. hif_pm_runtime_put(soc->hif_handle);
  1311. } else {
  1312. hal_srng_access_end_reap(soc->hal_soc, hal_srng);
  1313. }
  1314. return nbuf;
  1315. }
  1316. /**
  1317. * dp_tx_send_msdu_multiple() - Enqueue multiple MSDUs
  1318. * @vdev: DP vdev handle
  1319. * @nbuf: skb
  1320. * @msdu_info: MSDU info to be setup in MSDU extension descriptor
  1321. *
  1322. * Prepare descriptors for multiple MSDUs (TSO segments) and enqueue to TCL
  1323. *
  1324. * Return: NULL on success,
  1325. * nbuf when it fails to send
  1326. */
  1327. #if QDF_LOCK_STATS
  1328. static noinline
  1329. #else
  1330. static
  1331. #endif
  1332. qdf_nbuf_t dp_tx_send_msdu_multiple(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1333. struct dp_tx_msdu_info_s *msdu_info)
  1334. {
  1335. uint8_t i;
  1336. struct dp_pdev *pdev = vdev->pdev;
  1337. struct dp_soc *soc = pdev->soc;
  1338. struct dp_tx_desc_s *tx_desc;
  1339. bool is_cce_classified = false;
  1340. QDF_STATUS status;
  1341. uint16_t htt_tcl_metadata = 0;
  1342. struct dp_tx_queue *tx_q = &msdu_info->tx_queue;
  1343. void *hal_srng = soc->tcl_data_ring[tx_q->ring_id].hal_srng;
  1344. struct cdp_tid_tx_stats *tid_stats = NULL;
  1345. if (qdf_unlikely(hal_srng_access_start(soc->hal_soc, hal_srng))) {
  1346. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1347. "%s %d : HAL RING Access Failed -- %pK",
  1348. __func__, __LINE__, hal_srng);
  1349. dp_tx_get_tid(vdev, nbuf, msdu_info);
  1350. tid_stats = &pdev->stats.tid_stats.tid_tx_stats[msdu_info->tid];
  1351. tid_stats->swdrop_cnt[TX_HAL_RING_ACCESS_ERR]++;
  1352. DP_STATS_INC(vdev, tx_i.dropped.ring_full, 1);
  1353. return nbuf;
  1354. }
  1355. if (qdf_unlikely(soc->cce_disable)) {
  1356. is_cce_classified = dp_cce_classify(vdev, nbuf);
  1357. if (is_cce_classified) {
  1358. DP_STATS_INC(vdev, tx_i.cce_classified, 1);
  1359. msdu_info->tid = DP_VO_TID;
  1360. }
  1361. }
  1362. if (msdu_info->frm_type == dp_tx_frm_me)
  1363. nbuf = msdu_info->u.sg_info.curr_seg->nbuf;
  1364. i = 0;
  1365. /* Print statement to track i and num_seg */
  1366. /*
  1367. * For each segment (maps to 1 MSDU) , prepare software and hardware
  1368. * descriptors using information in msdu_info
  1369. */
  1370. while (i < msdu_info->num_seg) {
  1371. /*
  1372. * Setup Tx descriptor for an MSDU, and MSDU extension
  1373. * descriptor
  1374. */
  1375. tx_desc = dp_tx_prepare_desc(vdev, nbuf, msdu_info,
  1376. tx_q->desc_pool_id);
  1377. if (!tx_desc) {
  1378. if (msdu_info->frm_type == dp_tx_frm_me) {
  1379. dp_tx_me_free_buf(pdev,
  1380. (void *)(msdu_info->u.sg_info
  1381. .curr_seg->frags[0].vaddr));
  1382. }
  1383. goto done;
  1384. }
  1385. if (msdu_info->frm_type == dp_tx_frm_me) {
  1386. tx_desc->me_buffer =
  1387. msdu_info->u.sg_info.curr_seg->frags[0].vaddr;
  1388. tx_desc->flags |= DP_TX_DESC_FLAG_ME;
  1389. }
  1390. if (is_cce_classified)
  1391. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  1392. htt_tcl_metadata = vdev->htt_tcl_metadata;
  1393. if (msdu_info->exception_fw) {
  1394. HTT_TX_TCL_METADATA_VALID_HTT_SET(htt_tcl_metadata, 1);
  1395. }
  1396. /*
  1397. * Enqueue the Tx MSDU descriptor to HW for transmit
  1398. */
  1399. status = dp_tx_hw_enqueue(soc, vdev, tx_desc, msdu_info->tid,
  1400. htt_tcl_metadata, tx_q->ring_id, NULL);
  1401. if (status != QDF_STATUS_SUCCESS) {
  1402. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1403. "%s Tx_hw_enqueue Fail tx_desc %pK queue %d",
  1404. __func__, tx_desc, tx_q->ring_id);
  1405. dp_tx_get_tid(vdev, nbuf, msdu_info);
  1406. tid_stats = &pdev->stats.tid_stats.
  1407. tid_tx_stats[msdu_info->tid];
  1408. tid_stats->swdrop_cnt[TX_HW_ENQUEUE]++;
  1409. if (tx_desc->flags & DP_TX_DESC_FLAG_ME)
  1410. dp_tx_me_free_buf(pdev, tx_desc->me_buffer);
  1411. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  1412. goto done;
  1413. }
  1414. /*
  1415. * TODO
  1416. * if tso_info structure can be modified to have curr_seg
  1417. * as first element, following 2 blocks of code (for TSO and SG)
  1418. * can be combined into 1
  1419. */
  1420. /*
  1421. * For frames with multiple segments (TSO, ME), jump to next
  1422. * segment.
  1423. */
  1424. if (msdu_info->frm_type == dp_tx_frm_tso) {
  1425. if (msdu_info->u.tso_info.curr_seg->next) {
  1426. msdu_info->u.tso_info.curr_seg =
  1427. msdu_info->u.tso_info.curr_seg->next;
  1428. /*
  1429. * If this is a jumbo nbuf, then increment the number of
  1430. * nbuf users for each additional segment of the msdu.
  1431. * This will ensure that the skb is freed only after
  1432. * receiving tx completion for all segments of an nbuf
  1433. */
  1434. qdf_nbuf_inc_users(nbuf);
  1435. /* Check with MCL if this is needed */
  1436. /* nbuf = msdu_info->u.tso_info.curr_seg->nbuf; */
  1437. }
  1438. }
  1439. /*
  1440. * For Multicast-Unicast converted packets,
  1441. * each converted frame (for a client) is represented as
  1442. * 1 segment
  1443. */
  1444. if ((msdu_info->frm_type == dp_tx_frm_sg) ||
  1445. (msdu_info->frm_type == dp_tx_frm_me)) {
  1446. if (msdu_info->u.sg_info.curr_seg->next) {
  1447. msdu_info->u.sg_info.curr_seg =
  1448. msdu_info->u.sg_info.curr_seg->next;
  1449. nbuf = msdu_info->u.sg_info.curr_seg->nbuf;
  1450. }
  1451. }
  1452. i++;
  1453. }
  1454. nbuf = NULL;
  1455. done:
  1456. if (hif_pm_runtime_get(soc->hif_handle) == 0) {
  1457. hal_srng_access_end(soc->hal_soc, hal_srng);
  1458. hif_pm_runtime_put(soc->hif_handle);
  1459. } else {
  1460. hal_srng_access_end_reap(soc->hal_soc, hal_srng);
  1461. }
  1462. return nbuf;
  1463. }
  1464. /**
  1465. * dp_tx_prepare_sg()- Extract SG info from NBUF and prepare msdu_info
  1466. * for SG frames
  1467. * @vdev: DP vdev handle
  1468. * @nbuf: skb
  1469. * @seg_info: Pointer to Segment info Descriptor to be prepared
  1470. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension desc.
  1471. *
  1472. * Return: NULL on success,
  1473. * nbuf when it fails to send
  1474. */
  1475. static qdf_nbuf_t dp_tx_prepare_sg(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1476. struct dp_tx_seg_info_s *seg_info, struct dp_tx_msdu_info_s *msdu_info)
  1477. {
  1478. uint32_t cur_frag, nr_frags;
  1479. qdf_dma_addr_t paddr;
  1480. struct dp_tx_sg_info_s *sg_info;
  1481. sg_info = &msdu_info->u.sg_info;
  1482. nr_frags = qdf_nbuf_get_nr_frags(nbuf);
  1483. if (QDF_STATUS_SUCCESS != qdf_nbuf_map(vdev->osdev, nbuf,
  1484. QDF_DMA_TO_DEVICE)) {
  1485. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1486. "dma map error");
  1487. DP_STATS_INC(vdev, tx_i.sg.dma_map_error, 1);
  1488. qdf_nbuf_free(nbuf);
  1489. return NULL;
  1490. }
  1491. paddr = qdf_nbuf_get_frag_paddr(nbuf, 0);
  1492. seg_info->frags[0].paddr_lo = paddr;
  1493. seg_info->frags[0].paddr_hi = ((uint64_t) paddr) >> 32;
  1494. seg_info->frags[0].len = qdf_nbuf_headlen(nbuf);
  1495. seg_info->frags[0].vaddr = (void *) nbuf;
  1496. for (cur_frag = 0; cur_frag < nr_frags; cur_frag++) {
  1497. if (QDF_STATUS_E_FAILURE == qdf_nbuf_frag_map(vdev->osdev,
  1498. nbuf, 0, QDF_DMA_TO_DEVICE, cur_frag)) {
  1499. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1500. "frag dma map error");
  1501. DP_STATS_INC(vdev, tx_i.sg.dma_map_error, 1);
  1502. qdf_nbuf_free(nbuf);
  1503. return NULL;
  1504. }
  1505. paddr = qdf_nbuf_get_frag_paddr(nbuf, 0);
  1506. seg_info->frags[cur_frag + 1].paddr_lo = paddr;
  1507. seg_info->frags[cur_frag + 1].paddr_hi =
  1508. ((uint64_t) paddr) >> 32;
  1509. seg_info->frags[cur_frag + 1].len =
  1510. qdf_nbuf_get_frag_size(nbuf, cur_frag);
  1511. }
  1512. seg_info->frag_cnt = (cur_frag + 1);
  1513. seg_info->total_len = qdf_nbuf_len(nbuf);
  1514. seg_info->next = NULL;
  1515. sg_info->curr_seg = seg_info;
  1516. msdu_info->frm_type = dp_tx_frm_sg;
  1517. msdu_info->num_seg = 1;
  1518. return nbuf;
  1519. }
  1520. #ifdef MESH_MODE_SUPPORT
  1521. /**
  1522. * dp_tx_extract_mesh_meta_data()- Extract mesh meta hdr info from nbuf
  1523. and prepare msdu_info for mesh frames.
  1524. * @vdev: DP vdev handle
  1525. * @nbuf: skb
  1526. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension desc.
  1527. *
  1528. * Return: NULL on failure,
  1529. * nbuf when extracted successfully
  1530. */
  1531. static
  1532. qdf_nbuf_t dp_tx_extract_mesh_meta_data(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1533. struct dp_tx_msdu_info_s *msdu_info)
  1534. {
  1535. struct meta_hdr_s *mhdr;
  1536. struct htt_tx_msdu_desc_ext2_t *meta_data =
  1537. (struct htt_tx_msdu_desc_ext2_t *)&msdu_info->meta_data[0];
  1538. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(nbuf);
  1539. if (CB_FTYPE_MESH_TX_INFO != qdf_nbuf_get_tx_ftype(nbuf)) {
  1540. msdu_info->exception_fw = 0;
  1541. goto remove_meta_hdr;
  1542. }
  1543. msdu_info->exception_fw = 1;
  1544. qdf_mem_zero(meta_data, sizeof(struct htt_tx_msdu_desc_ext2_t));
  1545. meta_data->host_tx_desc_pool = 1;
  1546. meta_data->update_peer_cache = 1;
  1547. meta_data->learning_frame = 1;
  1548. if (!(mhdr->flags & METAHDR_FLAG_AUTO_RATE)) {
  1549. meta_data->power = mhdr->power;
  1550. meta_data->mcs_mask = 1 << mhdr->rate_info[0].mcs;
  1551. meta_data->nss_mask = 1 << mhdr->rate_info[0].nss;
  1552. meta_data->pream_type = mhdr->rate_info[0].preamble_type;
  1553. meta_data->retry_limit = mhdr->rate_info[0].max_tries;
  1554. meta_data->dyn_bw = 1;
  1555. meta_data->valid_pwr = 1;
  1556. meta_data->valid_mcs_mask = 1;
  1557. meta_data->valid_nss_mask = 1;
  1558. meta_data->valid_preamble_type = 1;
  1559. meta_data->valid_retries = 1;
  1560. meta_data->valid_bw_info = 1;
  1561. }
  1562. if (mhdr->flags & METAHDR_FLAG_NOENCRYPT) {
  1563. meta_data->encrypt_type = 0;
  1564. meta_data->valid_encrypt_type = 1;
  1565. meta_data->learning_frame = 0;
  1566. }
  1567. meta_data->valid_key_flags = 1;
  1568. meta_data->key_flags = (mhdr->keyix & 0x3);
  1569. remove_meta_hdr:
  1570. if (qdf_nbuf_pull_head(nbuf, sizeof(struct meta_hdr_s)) == NULL) {
  1571. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1572. "qdf_nbuf_pull_head failed");
  1573. qdf_nbuf_free(nbuf);
  1574. return NULL;
  1575. }
  1576. msdu_info->tid = qdf_nbuf_get_priority(nbuf);
  1577. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1578. "%s , Meta hdr %0x %0x %0x %0x %0x %0x"
  1579. " tid %d to_fw %d",
  1580. __func__, msdu_info->meta_data[0],
  1581. msdu_info->meta_data[1],
  1582. msdu_info->meta_data[2],
  1583. msdu_info->meta_data[3],
  1584. msdu_info->meta_data[4],
  1585. msdu_info->meta_data[5],
  1586. msdu_info->tid, msdu_info->exception_fw);
  1587. return nbuf;
  1588. }
  1589. #else
  1590. static
  1591. qdf_nbuf_t dp_tx_extract_mesh_meta_data(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1592. struct dp_tx_msdu_info_s *msdu_info)
  1593. {
  1594. return nbuf;
  1595. }
  1596. #endif
  1597. #ifdef DP_FEATURE_NAWDS_TX
  1598. /**
  1599. * dp_tx_prepare_nawds(): Tramit NAWDS frames
  1600. * @vdev: dp_vdev handle
  1601. * @nbuf: skb
  1602. * @tid: TID from HLOS for overriding default DSCP-TID mapping
  1603. * @tx_q: Tx queue to be used for this Tx frame
  1604. * @meta_data: Meta date for mesh
  1605. * @peer_id: peer_id of the peer in case of NAWDS frames
  1606. *
  1607. * return: NULL on success nbuf on failure
  1608. */
  1609. static qdf_nbuf_t dp_tx_prepare_nawds(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1610. struct dp_tx_msdu_info_s *msdu_info)
  1611. {
  1612. struct dp_peer *peer = NULL;
  1613. struct dp_soc *soc = vdev->pdev->soc;
  1614. struct dp_ast_entry *ast_entry = NULL;
  1615. qdf_ether_header_t *eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1616. uint16_t peer_id = HTT_INVALID_PEER;
  1617. struct dp_peer *sa_peer = NULL;
  1618. qdf_nbuf_t nbuf_copy;
  1619. qdf_spin_lock_bh(&(soc->ast_lock));
  1620. ast_entry = dp_peer_ast_hash_find_by_pdevid
  1621. (soc,
  1622. (uint8_t *)(eh->ether_shost),
  1623. vdev->pdev->pdev_id);
  1624. if (ast_entry)
  1625. sa_peer = ast_entry->peer;
  1626. qdf_spin_unlock_bh(&(soc->ast_lock));
  1627. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1628. if ((peer->peer_ids[0] != HTT_INVALID_PEER) &&
  1629. (peer->nawds_enabled)) {
  1630. if (sa_peer == peer) {
  1631. QDF_TRACE(QDF_MODULE_ID_DP,
  1632. QDF_TRACE_LEVEL_DEBUG,
  1633. " %s: broadcast multicast packet",
  1634. __func__);
  1635. DP_STATS_INC(peer, tx.nawds_mcast_drop, 1);
  1636. continue;
  1637. }
  1638. nbuf_copy = qdf_nbuf_copy(nbuf);
  1639. if (!nbuf_copy) {
  1640. QDF_TRACE(QDF_MODULE_ID_DP,
  1641. QDF_TRACE_LEVEL_ERROR,
  1642. "nbuf copy failed");
  1643. }
  1644. peer_id = peer->peer_ids[0];
  1645. nbuf_copy = dp_tx_send_msdu_single(vdev, nbuf_copy,
  1646. msdu_info, peer_id, NULL);
  1647. if (nbuf_copy) {
  1648. qdf_nbuf_free(nbuf_copy);
  1649. continue;
  1650. }
  1651. DP_STATS_INC_PKT(peer, tx.nawds_mcast,
  1652. 1, qdf_nbuf_len(nbuf));
  1653. }
  1654. }
  1655. if (peer_id == HTT_INVALID_PEER)
  1656. return nbuf;
  1657. return NULL;
  1658. }
  1659. #endif
  1660. /**
  1661. * dp_check_exc_metadata() - Checks if parameters are valid
  1662. * @tx_exc - holds all exception path parameters
  1663. *
  1664. * Returns true when all the parameters are valid else false
  1665. *
  1666. */
  1667. static bool dp_check_exc_metadata(struct cdp_tx_exception_metadata *tx_exc)
  1668. {
  1669. if ((tx_exc->tid > DP_MAX_TIDS && tx_exc->tid != HTT_INVALID_TID) ||
  1670. tx_exc->tx_encap_type > htt_cmn_pkt_num_types ||
  1671. tx_exc->sec_type > cdp_num_sec_types) {
  1672. return false;
  1673. }
  1674. return true;
  1675. }
  1676. /**
  1677. * dp_tx_send_exception() - Transmit a frame on a given VAP in exception path
  1678. * @vap_dev: DP vdev handle
  1679. * @nbuf: skb
  1680. * @tx_exc_metadata: Handle that holds exception path meta data
  1681. *
  1682. * Entry point for Core Tx layer (DP_TX) invoked from
  1683. * hard_start_xmit in OSIF/HDD to transmit frames through fw
  1684. *
  1685. * Return: NULL on success,
  1686. * nbuf when it fails to send
  1687. */
  1688. qdf_nbuf_t dp_tx_send_exception(void *vap_dev, qdf_nbuf_t nbuf,
  1689. struct cdp_tx_exception_metadata *tx_exc_metadata)
  1690. {
  1691. qdf_ether_header_t *eh = NULL;
  1692. struct dp_vdev *vdev = (struct dp_vdev *) vap_dev;
  1693. struct dp_tx_msdu_info_s msdu_info;
  1694. qdf_mem_zero(&msdu_info, sizeof(msdu_info));
  1695. msdu_info.tid = tx_exc_metadata->tid;
  1696. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1697. dp_verbose_debug("skb %pM", nbuf->data);
  1698. DP_STATS_INC_PKT(vdev, tx_i.rcvd, 1, qdf_nbuf_len(nbuf));
  1699. if (qdf_unlikely(!dp_check_exc_metadata(tx_exc_metadata))) {
  1700. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1701. "Invalid parameters in exception path");
  1702. goto fail;
  1703. }
  1704. /* Basic sanity checks for unsupported packets */
  1705. /* MESH mode */
  1706. if (qdf_unlikely(vdev->mesh_vdev)) {
  1707. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1708. "Mesh mode is not supported in exception path");
  1709. goto fail;
  1710. }
  1711. /* TSO or SG */
  1712. if (qdf_unlikely(qdf_nbuf_is_tso(nbuf)) ||
  1713. qdf_unlikely(qdf_nbuf_is_nonlinear(nbuf))) {
  1714. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1715. "TSO and SG are not supported in exception path");
  1716. goto fail;
  1717. }
  1718. /* RAW */
  1719. if (qdf_unlikely(tx_exc_metadata->tx_encap_type == htt_cmn_pkt_type_raw)) {
  1720. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1721. "Raw frame is not supported in exception path");
  1722. goto fail;
  1723. }
  1724. /* Mcast enhancement*/
  1725. if (qdf_unlikely(vdev->mcast_enhancement_en > 0)) {
  1726. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost) &&
  1727. !DP_FRAME_IS_BROADCAST((eh)->ether_dhost)) {
  1728. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1729. "Ignoring mcast_enhancement_en which is set and sending the mcast packet to the FW");
  1730. }
  1731. }
  1732. /*
  1733. * Get HW Queue to use for this frame.
  1734. * TCL supports upto 4 DMA rings, out of which 3 rings are
  1735. * dedicated for data and 1 for command.
  1736. * "queue_id" maps to one hardware ring.
  1737. * With each ring, we also associate a unique Tx descriptor pool
  1738. * to minimize lock contention for these resources.
  1739. */
  1740. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  1741. /* Single linear frame */
  1742. /*
  1743. * If nbuf is a simple linear frame, use send_single function to
  1744. * prepare direct-buffer type TCL descriptor and enqueue to TCL
  1745. * SRNG. There is no need to setup a MSDU extension descriptor.
  1746. */
  1747. nbuf = dp_tx_send_msdu_single(vdev, nbuf, &msdu_info,
  1748. tx_exc_metadata->peer_id, tx_exc_metadata);
  1749. return nbuf;
  1750. fail:
  1751. dp_verbose_debug("pkt send failed");
  1752. return nbuf;
  1753. }
  1754. /**
  1755. * dp_tx_send_mesh() - Transmit mesh frame on a given VAP
  1756. * @vap_dev: DP vdev handle
  1757. * @nbuf: skb
  1758. *
  1759. * Entry point for Core Tx layer (DP_TX) invoked from
  1760. * hard_start_xmit in OSIF/HDD
  1761. *
  1762. * Return: NULL on success,
  1763. * nbuf when it fails to send
  1764. */
  1765. #ifdef MESH_MODE_SUPPORT
  1766. qdf_nbuf_t dp_tx_send_mesh(void *vap_dev, qdf_nbuf_t nbuf)
  1767. {
  1768. struct meta_hdr_s *mhdr;
  1769. qdf_nbuf_t nbuf_mesh = NULL;
  1770. qdf_nbuf_t nbuf_clone = NULL;
  1771. struct dp_vdev *vdev = (struct dp_vdev *) vap_dev;
  1772. uint8_t no_enc_frame = 0;
  1773. nbuf_mesh = qdf_nbuf_unshare(nbuf);
  1774. if (!nbuf_mesh) {
  1775. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1776. "qdf_nbuf_unshare failed");
  1777. return nbuf;
  1778. }
  1779. nbuf = nbuf_mesh;
  1780. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(nbuf);
  1781. if ((vdev->sec_type != cdp_sec_type_none) &&
  1782. (mhdr->flags & METAHDR_FLAG_NOENCRYPT))
  1783. no_enc_frame = 1;
  1784. if (mhdr->flags & METAHDR_FLAG_NOQOS)
  1785. qdf_nbuf_set_priority(nbuf, HTT_TX_EXT_TID_NON_QOS_MCAST_BCAST);
  1786. if ((mhdr->flags & METAHDR_FLAG_INFO_UPDATED) &&
  1787. !no_enc_frame) {
  1788. nbuf_clone = qdf_nbuf_clone(nbuf);
  1789. if (!nbuf_clone) {
  1790. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1791. "qdf_nbuf_clone failed");
  1792. return nbuf;
  1793. }
  1794. qdf_nbuf_set_tx_ftype(nbuf_clone, CB_FTYPE_MESH_TX_INFO);
  1795. }
  1796. if (nbuf_clone) {
  1797. if (!dp_tx_send(vap_dev, nbuf_clone)) {
  1798. DP_STATS_INC(vdev, tx_i.mesh.exception_fw, 1);
  1799. } else {
  1800. qdf_nbuf_free(nbuf_clone);
  1801. }
  1802. }
  1803. if (no_enc_frame)
  1804. qdf_nbuf_set_tx_ftype(nbuf, CB_FTYPE_MESH_TX_INFO);
  1805. else
  1806. qdf_nbuf_set_tx_ftype(nbuf, CB_FTYPE_INVALID);
  1807. nbuf = dp_tx_send(vap_dev, nbuf);
  1808. if ((!nbuf) && no_enc_frame) {
  1809. DP_STATS_INC(vdev, tx_i.mesh.exception_fw, 1);
  1810. }
  1811. return nbuf;
  1812. }
  1813. #else
  1814. qdf_nbuf_t dp_tx_send_mesh(void *vap_dev, qdf_nbuf_t nbuf)
  1815. {
  1816. return dp_tx_send(vap_dev, nbuf);
  1817. }
  1818. #endif
  1819. /**
  1820. * dp_tx_send() - Transmit a frame on a given VAP
  1821. * @vap_dev: DP vdev handle
  1822. * @nbuf: skb
  1823. *
  1824. * Entry point for Core Tx layer (DP_TX) invoked from
  1825. * hard_start_xmit in OSIF/HDD or from dp_rx_process for intravap forwarding
  1826. * cases
  1827. *
  1828. * Return: NULL on success,
  1829. * nbuf when it fails to send
  1830. */
  1831. qdf_nbuf_t dp_tx_send(void *vap_dev, qdf_nbuf_t nbuf)
  1832. {
  1833. qdf_ether_header_t *eh = NULL;
  1834. struct dp_tx_msdu_info_s msdu_info;
  1835. struct dp_tx_seg_info_s seg_info;
  1836. struct dp_vdev *vdev = (struct dp_vdev *) vap_dev;
  1837. uint16_t peer_id = HTT_INVALID_PEER;
  1838. qdf_nbuf_t nbuf_mesh = NULL;
  1839. qdf_mem_zero(&msdu_info, sizeof(msdu_info));
  1840. qdf_mem_zero(&seg_info, sizeof(seg_info));
  1841. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1842. dp_verbose_debug("skb %pM", nbuf->data);
  1843. /*
  1844. * Set Default Host TID value to invalid TID
  1845. * (TID override disabled)
  1846. */
  1847. msdu_info.tid = HTT_TX_EXT_TID_INVALID;
  1848. DP_STATS_INC_PKT(vdev, tx_i.rcvd, 1, qdf_nbuf_len(nbuf));
  1849. if (qdf_unlikely(vdev->mesh_vdev)) {
  1850. nbuf_mesh = dp_tx_extract_mesh_meta_data(vdev, nbuf,
  1851. &msdu_info);
  1852. if (!nbuf_mesh) {
  1853. dp_verbose_debug("Extracting mesh metadata failed");
  1854. return nbuf;
  1855. }
  1856. nbuf = nbuf_mesh;
  1857. }
  1858. /*
  1859. * Get HW Queue to use for this frame.
  1860. * TCL supports upto 4 DMA rings, out of which 3 rings are
  1861. * dedicated for data and 1 for command.
  1862. * "queue_id" maps to one hardware ring.
  1863. * With each ring, we also associate a unique Tx descriptor pool
  1864. * to minimize lock contention for these resources.
  1865. */
  1866. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  1867. /*
  1868. * TCL H/W supports 2 DSCP-TID mapping tables.
  1869. * Table 1 - Default DSCP-TID mapping table
  1870. * Table 2 - 1 DSCP-TID override table
  1871. *
  1872. * If we need a different DSCP-TID mapping for this vap,
  1873. * call tid_classify to extract DSCP/ToS from frame and
  1874. * map to a TID and store in msdu_info. This is later used
  1875. * to fill in TCL Input descriptor (per-packet TID override).
  1876. */
  1877. dp_tx_classify_tid(vdev, nbuf, &msdu_info);
  1878. /*
  1879. * Classify the frame and call corresponding
  1880. * "prepare" function which extracts the segment (TSO)
  1881. * and fragmentation information (for TSO , SG, ME, or Raw)
  1882. * into MSDU_INFO structure which is later used to fill
  1883. * SW and HW descriptors.
  1884. */
  1885. if (qdf_nbuf_is_tso(nbuf)) {
  1886. dp_verbose_debug("TSO frame %pK", vdev);
  1887. DP_STATS_INC_PKT(vdev, tx_i.tso.tso_pkt, 1,
  1888. qdf_nbuf_len(nbuf));
  1889. if (dp_tx_prepare_tso(vdev, nbuf, &msdu_info)) {
  1890. DP_STATS_INC_PKT(vdev, tx_i.tso.dropped_host, 1,
  1891. qdf_nbuf_len(nbuf));
  1892. return nbuf;
  1893. }
  1894. goto send_multiple;
  1895. }
  1896. /* SG */
  1897. if (qdf_unlikely(qdf_nbuf_is_nonlinear(nbuf))) {
  1898. nbuf = dp_tx_prepare_sg(vdev, nbuf, &seg_info, &msdu_info);
  1899. if (!nbuf)
  1900. return NULL;
  1901. dp_verbose_debug("non-TSO SG frame %pK", vdev);
  1902. DP_STATS_INC_PKT(vdev, tx_i.sg.sg_pkt, 1,
  1903. qdf_nbuf_len(nbuf));
  1904. goto send_multiple;
  1905. }
  1906. #ifdef ATH_SUPPORT_IQUE
  1907. /* Mcast to Ucast Conversion*/
  1908. if (qdf_unlikely(vdev->mcast_enhancement_en > 0)) {
  1909. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1910. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost) &&
  1911. !DP_FRAME_IS_BROADCAST((eh)->ether_dhost)) {
  1912. dp_verbose_debug("Mcast frm for ME %pK", vdev);
  1913. DP_STATS_INC_PKT(vdev,
  1914. tx_i.mcast_en.mcast_pkt, 1,
  1915. qdf_nbuf_len(nbuf));
  1916. if (dp_tx_prepare_send_me(vdev, nbuf) ==
  1917. QDF_STATUS_SUCCESS) {
  1918. return NULL;
  1919. }
  1920. }
  1921. }
  1922. #endif
  1923. /* RAW */
  1924. if (qdf_unlikely(vdev->tx_encap_type == htt_cmn_pkt_type_raw)) {
  1925. nbuf = dp_tx_prepare_raw(vdev, nbuf, &seg_info, &msdu_info);
  1926. if (!nbuf)
  1927. return NULL;
  1928. dp_verbose_debug("Raw frame %pK", vdev);
  1929. goto send_multiple;
  1930. }
  1931. /* Single linear frame */
  1932. /*
  1933. * If nbuf is a simple linear frame, use send_single function to
  1934. * prepare direct-buffer type TCL descriptor and enqueue to TCL
  1935. * SRNG. There is no need to setup a MSDU extension descriptor.
  1936. */
  1937. nbuf = dp_tx_send_msdu_single(vdev, nbuf, &msdu_info, peer_id, NULL);
  1938. return nbuf;
  1939. send_multiple:
  1940. nbuf = dp_tx_send_msdu_multiple(vdev, nbuf, &msdu_info);
  1941. return nbuf;
  1942. }
  1943. /**
  1944. * dp_tx_reinject_handler() - Tx Reinject Handler
  1945. * @tx_desc: software descriptor head pointer
  1946. * @status : Tx completion status from HTT descriptor
  1947. *
  1948. * This function reinjects frames back to Target.
  1949. * Todo - Host queue needs to be added
  1950. *
  1951. * Return: none
  1952. */
  1953. static
  1954. void dp_tx_reinject_handler(struct dp_tx_desc_s *tx_desc, uint8_t *status)
  1955. {
  1956. struct dp_vdev *vdev;
  1957. struct dp_peer *peer = NULL;
  1958. uint32_t peer_id = HTT_INVALID_PEER;
  1959. qdf_nbuf_t nbuf = tx_desc->nbuf;
  1960. qdf_nbuf_t nbuf_copy = NULL;
  1961. struct dp_tx_msdu_info_s msdu_info;
  1962. struct dp_peer *sa_peer = NULL;
  1963. struct dp_ast_entry *ast_entry = NULL;
  1964. struct dp_soc *soc = NULL;
  1965. qdf_ether_header_t *eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1966. #ifdef WDS_VENDOR_EXTENSION
  1967. int is_mcast = 0, is_ucast = 0;
  1968. int num_peers_3addr = 0;
  1969. qdf_ether_header_t *eth_hdr = (qdf_ether_header_t *)(qdf_nbuf_data(nbuf));
  1970. struct ieee80211_frame_addr4 *wh = (struct ieee80211_frame_addr4 *)(qdf_nbuf_data(nbuf));
  1971. #endif
  1972. vdev = tx_desc->vdev;
  1973. soc = vdev->pdev->soc;
  1974. qdf_assert(vdev);
  1975. qdf_mem_zero(&msdu_info, sizeof(msdu_info));
  1976. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  1977. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1978. "%s Tx reinject path", __func__);
  1979. DP_STATS_INC_PKT(vdev, tx_i.reinject_pkts, 1,
  1980. qdf_nbuf_len(tx_desc->nbuf));
  1981. qdf_spin_lock_bh(&(soc->ast_lock));
  1982. ast_entry = dp_peer_ast_hash_find_by_pdevid
  1983. (soc,
  1984. (uint8_t *)(eh->ether_shost),
  1985. vdev->pdev->pdev_id);
  1986. if (ast_entry)
  1987. sa_peer = ast_entry->peer;
  1988. qdf_spin_unlock_bh(&(soc->ast_lock));
  1989. #ifdef WDS_VENDOR_EXTENSION
  1990. if (qdf_unlikely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  1991. is_mcast = (IS_MULTICAST(wh->i_addr1)) ? 1 : 0;
  1992. } else {
  1993. is_mcast = (IS_MULTICAST(eth_hdr->ether_dhost)) ? 1 : 0;
  1994. }
  1995. is_ucast = !is_mcast;
  1996. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1997. if (peer->bss_peer)
  1998. continue;
  1999. /* Detect wds peers that use 3-addr framing for mcast.
  2000. * if there are any, the bss_peer is used to send the
  2001. * the mcast frame using 3-addr format. all wds enabled
  2002. * peers that use 4-addr framing for mcast frames will
  2003. * be duplicated and sent as 4-addr frames below.
  2004. */
  2005. if (!peer->wds_enabled || !peer->wds_ecm.wds_tx_mcast_4addr) {
  2006. num_peers_3addr = 1;
  2007. break;
  2008. }
  2009. }
  2010. #endif
  2011. if (qdf_unlikely(vdev->mesh_vdev)) {
  2012. DP_TX_FREE_SINGLE_BUF(vdev->pdev->soc, tx_desc->nbuf);
  2013. } else {
  2014. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2015. if ((peer->peer_ids[0] != HTT_INVALID_PEER) &&
  2016. #ifdef WDS_VENDOR_EXTENSION
  2017. /*
  2018. * . if 3-addr STA, then send on BSS Peer
  2019. * . if Peer WDS enabled and accept 4-addr mcast,
  2020. * send mcast on that peer only
  2021. * . if Peer WDS enabled and accept 4-addr ucast,
  2022. * send ucast on that peer only
  2023. */
  2024. ((peer->bss_peer && num_peers_3addr && is_mcast) ||
  2025. (peer->wds_enabled &&
  2026. ((is_mcast && peer->wds_ecm.wds_tx_mcast_4addr) ||
  2027. (is_ucast && peer->wds_ecm.wds_tx_ucast_4addr))))) {
  2028. #else
  2029. ((peer->bss_peer &&
  2030. !(vdev->osif_proxy_arp(vdev->osif_vdev, nbuf))) ||
  2031. peer->nawds_enabled)) {
  2032. #endif
  2033. peer_id = DP_INVALID_PEER;
  2034. if (peer->nawds_enabled) {
  2035. peer_id = peer->peer_ids[0];
  2036. if (sa_peer == peer) {
  2037. QDF_TRACE(
  2038. QDF_MODULE_ID_DP,
  2039. QDF_TRACE_LEVEL_DEBUG,
  2040. " %s: multicast packet",
  2041. __func__);
  2042. DP_STATS_INC(peer,
  2043. tx.nawds_mcast_drop, 1);
  2044. continue;
  2045. }
  2046. }
  2047. nbuf_copy = qdf_nbuf_copy(nbuf);
  2048. if (!nbuf_copy) {
  2049. QDF_TRACE(QDF_MODULE_ID_DP,
  2050. QDF_TRACE_LEVEL_DEBUG,
  2051. FL("nbuf copy failed"));
  2052. break;
  2053. }
  2054. nbuf_copy = dp_tx_send_msdu_single(vdev,
  2055. nbuf_copy,
  2056. &msdu_info,
  2057. peer_id,
  2058. NULL);
  2059. if (nbuf_copy) {
  2060. QDF_TRACE(QDF_MODULE_ID_DP,
  2061. QDF_TRACE_LEVEL_DEBUG,
  2062. FL("pkt send failed"));
  2063. qdf_nbuf_free(nbuf_copy);
  2064. } else {
  2065. if (peer_id != DP_INVALID_PEER)
  2066. DP_STATS_INC_PKT(peer,
  2067. tx.nawds_mcast,
  2068. 1, qdf_nbuf_len(nbuf));
  2069. }
  2070. }
  2071. }
  2072. }
  2073. if (vdev->nawds_enabled) {
  2074. peer_id = DP_INVALID_PEER;
  2075. DP_STATS_INC_PKT(vdev, tx_i.nawds_mcast,
  2076. 1, qdf_nbuf_len(nbuf));
  2077. nbuf = dp_tx_send_msdu_single(vdev,
  2078. nbuf,
  2079. &msdu_info,
  2080. peer_id, NULL);
  2081. if (nbuf) {
  2082. QDF_TRACE(QDF_MODULE_ID_DP,
  2083. QDF_TRACE_LEVEL_DEBUG,
  2084. FL("pkt send failed"));
  2085. qdf_nbuf_free(nbuf);
  2086. }
  2087. } else
  2088. qdf_nbuf_free(nbuf);
  2089. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  2090. }
  2091. /**
  2092. * dp_tx_inspect_handler() - Tx Inspect Handler
  2093. * @tx_desc: software descriptor head pointer
  2094. * @status : Tx completion status from HTT descriptor
  2095. *
  2096. * Handles Tx frames sent back to Host for inspection
  2097. * (ProxyARP)
  2098. *
  2099. * Return: none
  2100. */
  2101. static void dp_tx_inspect_handler(struct dp_tx_desc_s *tx_desc, uint8_t *status)
  2102. {
  2103. struct dp_soc *soc;
  2104. struct dp_pdev *pdev = tx_desc->pdev;
  2105. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2106. "%s Tx inspect path",
  2107. __func__);
  2108. qdf_assert(pdev);
  2109. soc = pdev->soc;
  2110. DP_STATS_INC_PKT(tx_desc->vdev, tx_i.inspect_pkts, 1,
  2111. qdf_nbuf_len(tx_desc->nbuf));
  2112. DP_TX_FREE_SINGLE_BUF(soc, tx_desc->nbuf);
  2113. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  2114. }
  2115. #ifdef FEATURE_PERPKT_INFO
  2116. /**
  2117. * dp_get_completion_indication_for_stack() - send completion to stack
  2118. * @soc : dp_soc handle
  2119. * @pdev: dp_pdev handle
  2120. * @peer: dp peer handle
  2121. * @ts: transmit completion status structure
  2122. * @netbuf: Buffer pointer for free
  2123. *
  2124. * This function is used for indication whether buffer needs to be
  2125. * sent to stack for freeing or not
  2126. */
  2127. QDF_STATUS
  2128. dp_get_completion_indication_for_stack(struct dp_soc *soc,
  2129. struct dp_pdev *pdev,
  2130. struct dp_peer *peer,
  2131. struct hal_tx_completion_status *ts,
  2132. qdf_nbuf_t netbuf,
  2133. uint64_t time_latency)
  2134. {
  2135. struct tx_capture_hdr *ppdu_hdr;
  2136. uint16_t peer_id = ts->peer_id;
  2137. uint32_t ppdu_id = ts->ppdu_id;
  2138. uint8_t first_msdu = ts->first_msdu;
  2139. uint8_t last_msdu = ts->last_msdu;
  2140. if (qdf_unlikely(!pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  2141. !pdev->latency_capture_enable))
  2142. return QDF_STATUS_E_NOSUPPORT;
  2143. if (!peer) {
  2144. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2145. FL("Peer Invalid"));
  2146. return QDF_STATUS_E_INVAL;
  2147. }
  2148. if (pdev->mcopy_mode) {
  2149. if ((pdev->m_copy_id.tx_ppdu_id == ppdu_id) &&
  2150. (pdev->m_copy_id.tx_peer_id == peer_id)) {
  2151. return QDF_STATUS_E_INVAL;
  2152. }
  2153. pdev->m_copy_id.tx_ppdu_id = ppdu_id;
  2154. pdev->m_copy_id.tx_peer_id = peer_id;
  2155. }
  2156. if (!qdf_nbuf_push_head(netbuf, sizeof(struct tx_capture_hdr))) {
  2157. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2158. FL("No headroom"));
  2159. return QDF_STATUS_E_NOMEM;
  2160. }
  2161. ppdu_hdr = (struct tx_capture_hdr *)qdf_nbuf_data(netbuf);
  2162. qdf_mem_copy(ppdu_hdr->ta, peer->vdev->mac_addr.raw,
  2163. QDF_MAC_ADDR_SIZE);
  2164. qdf_mem_copy(ppdu_hdr->ra, peer->mac_addr.raw,
  2165. QDF_MAC_ADDR_SIZE);
  2166. ppdu_hdr->ppdu_id = ppdu_id;
  2167. ppdu_hdr->peer_id = peer_id;
  2168. ppdu_hdr->first_msdu = first_msdu;
  2169. ppdu_hdr->last_msdu = last_msdu;
  2170. if (qdf_unlikely(pdev->latency_capture_enable)) {
  2171. ppdu_hdr->tsf = ts->tsf;
  2172. ppdu_hdr->time_latency = time_latency;
  2173. }
  2174. return QDF_STATUS_SUCCESS;
  2175. }
  2176. /**
  2177. * dp_send_completion_to_stack() - send completion to stack
  2178. * @soc : dp_soc handle
  2179. * @pdev: dp_pdev handle
  2180. * @peer_id: peer_id of the peer for which completion came
  2181. * @ppdu_id: ppdu_id
  2182. * @netbuf: Buffer pointer for free
  2183. *
  2184. * This function is used to send completion to stack
  2185. * to free buffer
  2186. */
  2187. void dp_send_completion_to_stack(struct dp_soc *soc, struct dp_pdev *pdev,
  2188. uint16_t peer_id, uint32_t ppdu_id,
  2189. qdf_nbuf_t netbuf)
  2190. {
  2191. dp_wdi_event_handler(WDI_EVENT_TX_DATA, soc,
  2192. netbuf, peer_id,
  2193. WDI_NO_VAL, pdev->pdev_id);
  2194. }
  2195. #else
  2196. static QDF_STATUS
  2197. dp_get_completion_indication_for_stack(struct dp_soc *soc,
  2198. struct dp_pdev *pdev,
  2199. struct dp_peer *peer,
  2200. struct hal_tx_completion_status *ts,
  2201. qdf_nbuf_t netbuf,
  2202. uint64_t time_latency)
  2203. {
  2204. return QDF_STATUS_E_NOSUPPORT;
  2205. }
  2206. static void
  2207. dp_send_completion_to_stack(struct dp_soc *soc, struct dp_pdev *pdev,
  2208. uint16_t peer_id, uint32_t ppdu_id, qdf_nbuf_t netbuf)
  2209. {
  2210. }
  2211. #endif
  2212. /**
  2213. * dp_tx_comp_free_buf() - Free nbuf associated with the Tx Descriptor
  2214. * @soc: Soc handle
  2215. * @desc: software Tx descriptor to be processed
  2216. *
  2217. * Return: none
  2218. */
  2219. void dp_tx_comp_free_buf(struct dp_soc *soc, struct dp_tx_desc_s *desc)
  2220. {
  2221. struct dp_vdev *vdev = desc->vdev;
  2222. qdf_nbuf_t nbuf = desc->nbuf;
  2223. /* nbuf already freed in vdev detach path */
  2224. if (!nbuf)
  2225. return;
  2226. /* If it is TDLS mgmt, don't unmap or free the frame */
  2227. if (desc->flags & DP_TX_DESC_FLAG_TDLS_FRAME)
  2228. return dp_non_std_tx_comp_free_buff(desc, vdev);
  2229. /* 0 : MSDU buffer, 1 : MLE */
  2230. if (desc->msdu_ext_desc) {
  2231. /* TSO free */
  2232. if (hal_tx_ext_desc_get_tso_enable(
  2233. desc->msdu_ext_desc->vaddr)) {
  2234. /* unmap eash TSO seg before free the nbuf */
  2235. dp_tx_tso_unmap_segment(soc, desc->tso_desc,
  2236. desc->tso_num_desc);
  2237. qdf_nbuf_free(nbuf);
  2238. return;
  2239. }
  2240. }
  2241. qdf_nbuf_unmap(soc->osdev, nbuf, QDF_DMA_TO_DEVICE);
  2242. if (qdf_likely(!vdev->mesh_vdev))
  2243. qdf_nbuf_free(nbuf);
  2244. else {
  2245. if (desc->flags & DP_TX_DESC_FLAG_TO_FW) {
  2246. qdf_nbuf_free(nbuf);
  2247. DP_STATS_INC(vdev, tx_i.mesh.completion_fw, 1);
  2248. } else
  2249. vdev->osif_tx_free_ext((nbuf));
  2250. }
  2251. }
  2252. /**
  2253. * dp_tx_mec_handler() - Tx MEC Notify Handler
  2254. * @vdev: pointer to dp dev handler
  2255. * @status : Tx completion status from HTT descriptor
  2256. *
  2257. * Handles MEC notify event sent from fw to Host
  2258. *
  2259. * Return: none
  2260. */
  2261. #ifdef FEATURE_WDS
  2262. void dp_tx_mec_handler(struct dp_vdev *vdev, uint8_t *status)
  2263. {
  2264. struct dp_soc *soc;
  2265. uint32_t flags = IEEE80211_NODE_F_WDS_HM;
  2266. struct dp_peer *peer;
  2267. uint8_t mac_addr[QDF_MAC_ADDR_SIZE], i;
  2268. if (!vdev->mec_enabled)
  2269. return;
  2270. /* MEC required only in STA mode */
  2271. if (vdev->opmode != wlan_op_mode_sta)
  2272. return;
  2273. soc = vdev->pdev->soc;
  2274. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2275. peer = TAILQ_FIRST(&vdev->peer_list);
  2276. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2277. if (!peer) {
  2278. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2279. FL("peer is NULL"));
  2280. return;
  2281. }
  2282. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2283. "%s Tx MEC Handler",
  2284. __func__);
  2285. for (i = 0; i < QDF_MAC_ADDR_SIZE; i++)
  2286. mac_addr[(QDF_MAC_ADDR_SIZE - 1) - i] =
  2287. status[(QDF_MAC_ADDR_SIZE - 2) + i];
  2288. if (qdf_mem_cmp(mac_addr, vdev->mac_addr.raw, QDF_MAC_ADDR_SIZE))
  2289. dp_peer_add_ast(soc,
  2290. peer,
  2291. mac_addr,
  2292. CDP_TXRX_AST_TYPE_MEC,
  2293. flags);
  2294. }
  2295. #endif
  2296. #ifdef MESH_MODE_SUPPORT
  2297. /**
  2298. * dp_tx_comp_fill_tx_completion_stats() - Fill per packet Tx completion stats
  2299. * in mesh meta header
  2300. * @tx_desc: software descriptor head pointer
  2301. * @ts: pointer to tx completion stats
  2302. * Return: none
  2303. */
  2304. static
  2305. void dp_tx_comp_fill_tx_completion_stats(struct dp_tx_desc_s *tx_desc,
  2306. struct hal_tx_completion_status *ts)
  2307. {
  2308. struct meta_hdr_s *mhdr;
  2309. qdf_nbuf_t netbuf = tx_desc->nbuf;
  2310. if (!tx_desc->msdu_ext_desc) {
  2311. if (qdf_nbuf_pull_head(netbuf, tx_desc->pkt_offset) == NULL) {
  2312. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2313. "netbuf %pK offset %d",
  2314. netbuf, tx_desc->pkt_offset);
  2315. return;
  2316. }
  2317. }
  2318. if (qdf_nbuf_push_head(netbuf, sizeof(struct meta_hdr_s)) == NULL) {
  2319. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2320. "netbuf %pK offset %lu", netbuf,
  2321. sizeof(struct meta_hdr_s));
  2322. return;
  2323. }
  2324. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(netbuf);
  2325. mhdr->rssi = ts->ack_frame_rssi;
  2326. mhdr->channel = tx_desc->pdev->operating_channel;
  2327. }
  2328. #else
  2329. static
  2330. void dp_tx_comp_fill_tx_completion_stats(struct dp_tx_desc_s *tx_desc,
  2331. struct hal_tx_completion_status *ts)
  2332. {
  2333. }
  2334. #endif
  2335. /**
  2336. * dp_tx_compute_delay() - Compute and fill in all timestamps
  2337. * to pass in correct fields
  2338. *
  2339. * @vdev: pdev handle
  2340. * @tx_desc: tx descriptor
  2341. * @tid: tid value
  2342. * Return: none
  2343. */
  2344. static void dp_tx_compute_delay(struct dp_vdev *vdev,
  2345. struct dp_tx_desc_s *tx_desc, uint8_t tid)
  2346. {
  2347. int64_t current_timestamp, timestamp_ingress, timestamp_hw_enqueue;
  2348. uint32_t sw_enqueue_delay, fwhw_transmit_delay, interframe_delay;
  2349. if (qdf_likely(!vdev->pdev->delay_stats_flag))
  2350. return;
  2351. current_timestamp = qdf_ktime_to_ms(qdf_ktime_get());
  2352. timestamp_ingress = qdf_nbuf_get_timestamp(tx_desc->nbuf);
  2353. timestamp_hw_enqueue = tx_desc->timestamp;
  2354. sw_enqueue_delay = (uint32_t)(timestamp_hw_enqueue - timestamp_ingress);
  2355. fwhw_transmit_delay = (uint32_t)(current_timestamp -
  2356. timestamp_hw_enqueue);
  2357. interframe_delay = (uint32_t)(timestamp_ingress -
  2358. vdev->prev_tx_enq_tstamp);
  2359. /*
  2360. * Delay in software enqueue
  2361. */
  2362. dp_update_delay_stats(vdev->pdev, sw_enqueue_delay, tid,
  2363. CDP_DELAY_STATS_SW_ENQ);
  2364. /*
  2365. * Delay between packet enqueued to HW and Tx completion
  2366. */
  2367. dp_update_delay_stats(vdev->pdev, fwhw_transmit_delay, tid,
  2368. CDP_DELAY_STATS_FW_HW_TRANSMIT);
  2369. /*
  2370. * Update interframe delay stats calculated at hardstart receive point.
  2371. * Value of vdev->prev_tx_enq_tstamp will be 0 for 1st frame, so
  2372. * interframe delay will not be calculate correctly for 1st frame.
  2373. * On the other side, this will help in avoiding extra per packet check
  2374. * of !vdev->prev_tx_enq_tstamp.
  2375. */
  2376. dp_update_delay_stats(vdev->pdev, interframe_delay, tid,
  2377. CDP_DELAY_STATS_TX_INTERFRAME);
  2378. vdev->prev_tx_enq_tstamp = timestamp_ingress;
  2379. }
  2380. /**
  2381. * dp_tx_update_peer_stats() - Update peer stats from Tx completion indications
  2382. * @tx_desc: software descriptor head pointer
  2383. * @ts: Tx completion status
  2384. * @peer: peer handle
  2385. *
  2386. * Return: None
  2387. */
  2388. static inline void
  2389. dp_tx_update_peer_stats(struct dp_tx_desc_s *tx_desc,
  2390. struct hal_tx_completion_status *ts,
  2391. struct dp_peer *peer)
  2392. {
  2393. struct dp_pdev *pdev = peer->vdev->pdev;
  2394. struct dp_soc *soc = NULL;
  2395. uint8_t mcs, pkt_type;
  2396. uint8_t tid = ts->tid;
  2397. uint32_t length;
  2398. struct cdp_tid_tx_stats *tid_stats;
  2399. if (!pdev)
  2400. return;
  2401. if (qdf_unlikely(tid >= CDP_MAX_DATA_TIDS))
  2402. tid = CDP_MAX_DATA_TIDS - 1;
  2403. tid_stats = &pdev->stats.tid_stats.tid_tx_stats[tid];
  2404. soc = pdev->soc;
  2405. mcs = ts->mcs;
  2406. pkt_type = ts->pkt_type;
  2407. if (ts->release_src != HAL_TX_COMP_RELEASE_SOURCE_TQM) {
  2408. dp_err("Release source is not from TQM");
  2409. return;
  2410. }
  2411. length = qdf_nbuf_len(tx_desc->nbuf);
  2412. DP_STATS_INC_PKT(peer, tx.comp_pkt, 1, length);
  2413. if (qdf_unlikely(pdev->delay_stats_flag))
  2414. dp_tx_compute_delay(peer->vdev, tx_desc, tid);
  2415. tid_stats->complete_cnt++;
  2416. DP_STATS_INCC(peer, tx.dropped.age_out, 1,
  2417. (ts->status == HAL_TX_TQM_RR_REM_CMD_AGED));
  2418. DP_STATS_INCC_PKT(peer, tx.dropped.fw_rem, 1, length,
  2419. (ts->status == HAL_TX_TQM_RR_REM_CMD_REM));
  2420. DP_STATS_INCC(peer, tx.dropped.fw_rem_notx, 1,
  2421. (ts->status == HAL_TX_TQM_RR_REM_CMD_NOTX));
  2422. DP_STATS_INCC(peer, tx.dropped.fw_rem_tx, 1,
  2423. (ts->status == HAL_TX_TQM_RR_REM_CMD_TX));
  2424. DP_STATS_INCC(peer, tx.dropped.fw_reason1, 1,
  2425. (ts->status == HAL_TX_TQM_RR_FW_REASON1));
  2426. DP_STATS_INCC(peer, tx.dropped.fw_reason2, 1,
  2427. (ts->status == HAL_TX_TQM_RR_FW_REASON2));
  2428. DP_STATS_INCC(peer, tx.dropped.fw_reason3, 1,
  2429. (ts->status == HAL_TX_TQM_RR_FW_REASON3));
  2430. if (ts->status != HAL_TX_TQM_RR_FRAME_ACKED) {
  2431. tid_stats->comp_fail_cnt++;
  2432. return;
  2433. }
  2434. tid_stats->success_cnt++;
  2435. DP_STATS_INCC(peer, tx.ofdma, 1, ts->ofdma);
  2436. DP_STATS_INCC(peer, tx.amsdu_cnt, 1, ts->msdu_part_of_amsdu);
  2437. DP_STATS_INCC(peer, tx.non_amsdu_cnt, 1, !ts->msdu_part_of_amsdu);
  2438. /*
  2439. * Following Rate Statistics are updated from HTT PPDU events from FW.
  2440. * Return from here if HTT PPDU events are enabled.
  2441. */
  2442. if (!(soc->process_tx_status))
  2443. return;
  2444. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2445. ((mcs >= MAX_MCS_11A) && (pkt_type == DOT11_A)));
  2446. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2447. ((mcs < (MAX_MCS_11A)) && (pkt_type == DOT11_A)));
  2448. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2449. ((mcs >= MAX_MCS_11B) && (pkt_type == DOT11_B)));
  2450. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2451. ((mcs < MAX_MCS_11B) && (pkt_type == DOT11_B)));
  2452. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2453. ((mcs >= MAX_MCS_11A) && (pkt_type == DOT11_N)));
  2454. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2455. ((mcs < MAX_MCS_11A) && (pkt_type == DOT11_N)));
  2456. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2457. ((mcs >= MAX_MCS_11AC) && (pkt_type == DOT11_AC)));
  2458. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2459. ((mcs < MAX_MCS_11AC) && (pkt_type == DOT11_AC)));
  2460. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  2461. ((mcs >= (MAX_MCS - 1)) && (pkt_type == DOT11_AX)));
  2462. DP_STATS_INCC(peer, tx.pkt_type[pkt_type].mcs_count[mcs], 1,
  2463. ((mcs < (MAX_MCS - 1)) && (pkt_type == DOT11_AX)));
  2464. DP_STATS_INC(peer, tx.sgi_count[ts->sgi], 1);
  2465. DP_STATS_INC(peer, tx.bw[ts->bw], 1);
  2466. DP_STATS_UPD(peer, tx.last_ack_rssi, ts->ack_frame_rssi);
  2467. DP_STATS_INC(peer, tx.wme_ac_type[TID_TO_WME_AC(ts->tid)], 1);
  2468. DP_STATS_INCC(peer, tx.stbc, 1, ts->stbc);
  2469. DP_STATS_INCC(peer, tx.ldpc, 1, ts->ldpc);
  2470. DP_STATS_INCC(peer, tx.retries, 1, ts->transmit_cnt > 1);
  2471. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  2472. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc,
  2473. &peer->stats, ts->peer_id,
  2474. UPDATE_PEER_STATS, pdev->pdev_id);
  2475. #endif
  2476. }
  2477. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  2478. /**
  2479. * dp_tx_flow_pool_lock() - take flow pool lock
  2480. * @soc: core txrx main context
  2481. * @tx_desc: tx desc
  2482. *
  2483. * Return: None
  2484. */
  2485. static inline
  2486. void dp_tx_flow_pool_lock(struct dp_soc *soc,
  2487. struct dp_tx_desc_s *tx_desc)
  2488. {
  2489. struct dp_tx_desc_pool_s *pool;
  2490. uint8_t desc_pool_id;
  2491. desc_pool_id = tx_desc->pool_id;
  2492. pool = &soc->tx_desc[desc_pool_id];
  2493. qdf_spin_lock_bh(&pool->flow_pool_lock);
  2494. }
  2495. /**
  2496. * dp_tx_flow_pool_unlock() - release flow pool lock
  2497. * @soc: core txrx main context
  2498. * @tx_desc: tx desc
  2499. *
  2500. * Return: None
  2501. */
  2502. static inline
  2503. void dp_tx_flow_pool_unlock(struct dp_soc *soc,
  2504. struct dp_tx_desc_s *tx_desc)
  2505. {
  2506. struct dp_tx_desc_pool_s *pool;
  2507. uint8_t desc_pool_id;
  2508. desc_pool_id = tx_desc->pool_id;
  2509. pool = &soc->tx_desc[desc_pool_id];
  2510. qdf_spin_unlock_bh(&pool->flow_pool_lock);
  2511. }
  2512. #else
  2513. static inline
  2514. void dp_tx_flow_pool_lock(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc)
  2515. {
  2516. }
  2517. static inline
  2518. void dp_tx_flow_pool_unlock(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc)
  2519. {
  2520. }
  2521. #endif
  2522. /**
  2523. * dp_tx_notify_completion() - Notify tx completion for this desc
  2524. * @soc: core txrx main context
  2525. * @tx_desc: tx desc
  2526. * @netbuf: buffer
  2527. *
  2528. * Return: none
  2529. */
  2530. static inline void dp_tx_notify_completion(struct dp_soc *soc,
  2531. struct dp_tx_desc_s *tx_desc,
  2532. qdf_nbuf_t netbuf)
  2533. {
  2534. void *osif_dev;
  2535. ol_txrx_completion_fp tx_compl_cbk = NULL;
  2536. qdf_assert(tx_desc);
  2537. dp_tx_flow_pool_lock(soc, tx_desc);
  2538. if (!tx_desc->vdev ||
  2539. !tx_desc->vdev->osif_vdev) {
  2540. dp_tx_flow_pool_unlock(soc, tx_desc);
  2541. return;
  2542. }
  2543. osif_dev = tx_desc->vdev->osif_vdev;
  2544. tx_compl_cbk = tx_desc->vdev->tx_comp;
  2545. dp_tx_flow_pool_unlock(soc, tx_desc);
  2546. if (tx_compl_cbk)
  2547. tx_compl_cbk(netbuf, osif_dev);
  2548. }
  2549. /** dp_tx_sojourn_stats_process() - Collect sojourn stats
  2550. * @pdev: pdev handle
  2551. * @tid: tid value
  2552. * @txdesc_ts: timestamp from txdesc
  2553. * @ppdu_id: ppdu id
  2554. *
  2555. * Return: none
  2556. */
  2557. #ifdef FEATURE_PERPKT_INFO
  2558. static inline void dp_tx_sojourn_stats_process(struct dp_pdev *pdev,
  2559. struct dp_peer *peer,
  2560. uint8_t tid,
  2561. uint64_t txdesc_ts,
  2562. uint32_t ppdu_id)
  2563. {
  2564. uint64_t delta_ms;
  2565. struct cdp_tx_sojourn_stats *sojourn_stats;
  2566. if (qdf_unlikely(pdev->enhanced_stats_en == 0))
  2567. return;
  2568. if (qdf_unlikely(tid == HTT_INVALID_TID ||
  2569. tid >= CDP_DATA_TID_MAX))
  2570. return;
  2571. if (qdf_unlikely(!pdev->sojourn_buf))
  2572. return;
  2573. sojourn_stats = (struct cdp_tx_sojourn_stats *)
  2574. qdf_nbuf_data(pdev->sojourn_buf);
  2575. sojourn_stats->cookie = (void *)peer->wlanstats_ctx;
  2576. delta_ms = qdf_ktime_to_ms(qdf_ktime_get()) -
  2577. txdesc_ts;
  2578. qdf_ewma_tx_lag_add(&peer->avg_sojourn_msdu[tid],
  2579. delta_ms);
  2580. sojourn_stats->sum_sojourn_msdu[tid] = delta_ms;
  2581. sojourn_stats->num_msdus[tid] = 1;
  2582. sojourn_stats->avg_sojourn_msdu[tid].internal =
  2583. peer->avg_sojourn_msdu[tid].internal;
  2584. dp_wdi_event_handler(WDI_EVENT_TX_SOJOURN_STAT, pdev->soc,
  2585. pdev->sojourn_buf, HTT_INVALID_PEER,
  2586. WDI_NO_VAL, pdev->pdev_id);
  2587. sojourn_stats->sum_sojourn_msdu[tid] = 0;
  2588. sojourn_stats->num_msdus[tid] = 0;
  2589. sojourn_stats->avg_sojourn_msdu[tid].internal = 0;
  2590. }
  2591. #else
  2592. static inline void dp_tx_sojourn_stats_process(struct dp_pdev *pdev,
  2593. uint8_t tid,
  2594. uint64_t txdesc_ts,
  2595. uint32_t ppdu_id)
  2596. {
  2597. }
  2598. #endif
  2599. /**
  2600. * dp_tx_comp_process_desc() - Process tx descriptor and free associated nbuf
  2601. * @soc: DP Soc handle
  2602. * @tx_desc: software Tx descriptor
  2603. * @ts : Tx completion status from HAL/HTT descriptor
  2604. *
  2605. * Return: none
  2606. */
  2607. static inline void
  2608. dp_tx_comp_process_desc(struct dp_soc *soc,
  2609. struct dp_tx_desc_s *desc,
  2610. struct hal_tx_completion_status *ts,
  2611. struct dp_peer *peer)
  2612. {
  2613. uint64_t time_latency = 0;
  2614. /*
  2615. * m_copy/tx_capture modes are not supported for
  2616. * scatter gather packets
  2617. */
  2618. if (qdf_unlikely(!!desc->pdev->latency_capture_enable)) {
  2619. time_latency = (qdf_ktime_to_ms(qdf_ktime_get()) -
  2620. desc->timestamp);
  2621. }
  2622. if (!(desc->msdu_ext_desc)) {
  2623. if (QDF_STATUS_SUCCESS ==
  2624. dp_tx_add_to_comp_queue(soc, desc, ts, peer)) {
  2625. return;
  2626. }
  2627. if (QDF_STATUS_SUCCESS ==
  2628. dp_get_completion_indication_for_stack(soc,
  2629. desc->pdev,
  2630. peer, ts,
  2631. desc->nbuf,
  2632. time_latency)) {
  2633. qdf_nbuf_unmap(soc->osdev, desc->nbuf,
  2634. QDF_DMA_TO_DEVICE);
  2635. dp_send_completion_to_stack(soc,
  2636. desc->pdev,
  2637. ts->peer_id,
  2638. ts->ppdu_id,
  2639. desc->nbuf);
  2640. return;
  2641. }
  2642. }
  2643. dp_tx_comp_free_buf(soc, desc);
  2644. }
  2645. /**
  2646. * dp_tx_comp_process_tx_status() - Parse and Dump Tx completion status info
  2647. * @tx_desc: software descriptor head pointer
  2648. * @ts: Tx completion status
  2649. * @peer: peer handle
  2650. *
  2651. * Return: none
  2652. */
  2653. static inline
  2654. void dp_tx_comp_process_tx_status(struct dp_tx_desc_s *tx_desc,
  2655. struct hal_tx_completion_status *ts,
  2656. struct dp_peer *peer)
  2657. {
  2658. uint32_t length;
  2659. qdf_ether_header_t *eh;
  2660. struct dp_soc *soc = NULL;
  2661. struct dp_vdev *vdev = tx_desc->vdev;
  2662. qdf_nbuf_t nbuf = tx_desc->nbuf;
  2663. if (!vdev || !nbuf) {
  2664. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2665. "invalid tx descriptor. vdev or nbuf NULL");
  2666. goto out;
  2667. }
  2668. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  2669. DPTRACE(qdf_dp_trace_ptr(tx_desc->nbuf,
  2670. QDF_DP_TRACE_LI_DP_FREE_PACKET_PTR_RECORD,
  2671. QDF_TRACE_DEFAULT_PDEV_ID,
  2672. qdf_nbuf_data_addr(nbuf),
  2673. sizeof(qdf_nbuf_data(nbuf)),
  2674. tx_desc->id,
  2675. ts->status));
  2676. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2677. "-------------------- \n"
  2678. "Tx Completion Stats: \n"
  2679. "-------------------- \n"
  2680. "ack_frame_rssi = %d \n"
  2681. "first_msdu = %d \n"
  2682. "last_msdu = %d \n"
  2683. "msdu_part_of_amsdu = %d \n"
  2684. "rate_stats valid = %d \n"
  2685. "bw = %d \n"
  2686. "pkt_type = %d \n"
  2687. "stbc = %d \n"
  2688. "ldpc = %d \n"
  2689. "sgi = %d \n"
  2690. "mcs = %d \n"
  2691. "ofdma = %d \n"
  2692. "tones_in_ru = %d \n"
  2693. "tsf = %d \n"
  2694. "ppdu_id = %d \n"
  2695. "transmit_cnt = %d \n"
  2696. "tid = %d \n"
  2697. "peer_id = %d\n",
  2698. ts->ack_frame_rssi, ts->first_msdu,
  2699. ts->last_msdu, ts->msdu_part_of_amsdu,
  2700. ts->valid, ts->bw, ts->pkt_type, ts->stbc,
  2701. ts->ldpc, ts->sgi, ts->mcs, ts->ofdma,
  2702. ts->tones_in_ru, ts->tsf, ts->ppdu_id,
  2703. ts->transmit_cnt, ts->tid, ts->peer_id);
  2704. soc = vdev->pdev->soc;
  2705. /* Update SoC level stats */
  2706. DP_STATS_INCC(soc, tx.dropped_fw_removed, 1,
  2707. (ts->status == HAL_TX_TQM_RR_REM_CMD_REM));
  2708. /* Update per-packet stats for mesh mode */
  2709. if (qdf_unlikely(vdev->mesh_vdev) &&
  2710. !(tx_desc->flags & DP_TX_DESC_FLAG_TO_FW))
  2711. dp_tx_comp_fill_tx_completion_stats(tx_desc, ts);
  2712. length = qdf_nbuf_len(nbuf);
  2713. /* Update peer level stats */
  2714. if (!peer) {
  2715. QDF_TRACE_DEBUG_RL(QDF_MODULE_ID_DP,
  2716. "peer is null or deletion in progress");
  2717. DP_STATS_INC_PKT(soc, tx.tx_invalid_peer, 1, length);
  2718. goto out;
  2719. }
  2720. if (qdf_likely(!peer->bss_peer)) {
  2721. DP_STATS_INC_PKT(peer, tx.ucast, 1, length);
  2722. if (ts->status == HAL_TX_TQM_RR_FRAME_ACKED)
  2723. DP_STATS_INC_PKT(peer, tx.tx_success, 1, length);
  2724. } else {
  2725. if (ts->status != HAL_TX_TQM_RR_REM_CMD_REM) {
  2726. DP_STATS_INC_PKT(peer, tx.mcast, 1, length);
  2727. if ((peer->vdev->tx_encap_type ==
  2728. htt_cmn_pkt_type_ethernet) &&
  2729. QDF_IS_ADDR_BROADCAST(eh->ether_dhost)) {
  2730. DP_STATS_INC_PKT(peer, tx.bcast, 1, length);
  2731. }
  2732. }
  2733. }
  2734. dp_tx_update_peer_stats(tx_desc, ts, peer);
  2735. #ifdef QCA_SUPPORT_RDK_STATS
  2736. if (soc->wlanstats_enabled)
  2737. dp_tx_sojourn_stats_process(vdev->pdev, peer, ts->tid,
  2738. tx_desc->timestamp,
  2739. ts->ppdu_id);
  2740. #endif
  2741. out:
  2742. return;
  2743. }
  2744. /**
  2745. * dp_tx_comp_process_desc_list() - Tx complete software descriptor handler
  2746. * @soc: core txrx main context
  2747. * @comp_head: software descriptor head pointer
  2748. *
  2749. * This function will process batch of descriptors reaped by dp_tx_comp_handler
  2750. * and release the software descriptors after processing is complete
  2751. *
  2752. * Return: none
  2753. */
  2754. static void
  2755. dp_tx_comp_process_desc_list(struct dp_soc *soc,
  2756. struct dp_tx_desc_s *comp_head)
  2757. {
  2758. struct dp_tx_desc_s *desc;
  2759. struct dp_tx_desc_s *next;
  2760. struct hal_tx_completion_status ts = {0};
  2761. struct dp_peer *peer;
  2762. qdf_nbuf_t netbuf;
  2763. DP_HIST_INIT();
  2764. desc = comp_head;
  2765. while (desc) {
  2766. hal_tx_comp_get_status(&desc->comp, &ts, soc->hal_soc);
  2767. peer = dp_peer_find_by_id(soc, ts.peer_id);
  2768. dp_tx_comp_process_tx_status(desc, &ts, peer);
  2769. netbuf = desc->nbuf;
  2770. /* check tx complete notification */
  2771. if (QDF_NBUF_CB_TX_EXTRA_FRAG_FLAGS_NOTIFY_COMP(netbuf))
  2772. dp_tx_notify_completion(soc, desc, netbuf);
  2773. dp_tx_comp_process_desc(soc, desc, &ts, peer);
  2774. if (peer)
  2775. dp_peer_unref_del_find_by_id(peer);
  2776. DP_HIST_PACKET_COUNT_INC(desc->pdev->pdev_id);
  2777. next = desc->next;
  2778. dp_tx_desc_release(desc, desc->pool_id);
  2779. desc = next;
  2780. }
  2781. DP_TX_HIST_STATS_PER_PDEV();
  2782. }
  2783. /**
  2784. * dp_tx_process_htt_completion() - Tx HTT Completion Indication Handler
  2785. * @tx_desc: software descriptor head pointer
  2786. * @status : Tx completion status from HTT descriptor
  2787. *
  2788. * This function will process HTT Tx indication messages from Target
  2789. *
  2790. * Return: none
  2791. */
  2792. static
  2793. void dp_tx_process_htt_completion(struct dp_tx_desc_s *tx_desc, uint8_t *status)
  2794. {
  2795. uint8_t tx_status;
  2796. struct dp_pdev *pdev;
  2797. struct dp_vdev *vdev;
  2798. struct dp_soc *soc;
  2799. struct hal_tx_completion_status ts = {0};
  2800. uint32_t *htt_desc = (uint32_t *)status;
  2801. struct dp_peer *peer;
  2802. struct cdp_tid_tx_stats *tid_stats = NULL;
  2803. qdf_assert(tx_desc->pdev);
  2804. pdev = tx_desc->pdev;
  2805. vdev = tx_desc->vdev;
  2806. soc = pdev->soc;
  2807. if (!vdev)
  2808. return;
  2809. tx_status = HTT_TX_WBM_COMPLETION_V2_TX_STATUS_GET(htt_desc[0]);
  2810. switch (tx_status) {
  2811. case HTT_TX_FW2WBM_TX_STATUS_OK:
  2812. case HTT_TX_FW2WBM_TX_STATUS_DROP:
  2813. case HTT_TX_FW2WBM_TX_STATUS_TTL:
  2814. {
  2815. uint8_t tid;
  2816. if (HTT_TX_WBM_COMPLETION_V2_VALID_GET(htt_desc[2])) {
  2817. ts.peer_id =
  2818. HTT_TX_WBM_COMPLETION_V2_SW_PEER_ID_GET(
  2819. htt_desc[2]);
  2820. ts.tid =
  2821. HTT_TX_WBM_COMPLETION_V2_TID_NUM_GET(
  2822. htt_desc[2]);
  2823. } else {
  2824. ts.peer_id = HTT_INVALID_PEER;
  2825. ts.tid = HTT_INVALID_TID;
  2826. }
  2827. ts.ppdu_id =
  2828. HTT_TX_WBM_COMPLETION_V2_SCH_CMD_ID_GET(
  2829. htt_desc[1]);
  2830. ts.ack_frame_rssi =
  2831. HTT_TX_WBM_COMPLETION_V2_ACK_FRAME_RSSI_GET(
  2832. htt_desc[1]);
  2833. ts.first_msdu = 1;
  2834. ts.last_msdu = 1;
  2835. tid = ts.tid;
  2836. if (qdf_unlikely(tid >= CDP_MAX_DATA_TIDS))
  2837. tid = CDP_MAX_DATA_TIDS - 1;
  2838. tid_stats = &pdev->stats.tid_stats.tid_tx_stats[tid];
  2839. if (qdf_unlikely(pdev->delay_stats_flag))
  2840. dp_tx_compute_delay(vdev, tx_desc, tid);
  2841. tid_stats->complete_cnt++;
  2842. if (qdf_unlikely(tx_status != HTT_TX_FW2WBM_TX_STATUS_OK)) {
  2843. ts.status = HAL_TX_TQM_RR_REM_CMD_REM;
  2844. tid_stats->comp_fail_cnt++;
  2845. } else {
  2846. tid_stats->success_cnt++;
  2847. }
  2848. peer = dp_peer_find_by_id(soc, ts.peer_id);
  2849. if (qdf_likely(peer))
  2850. dp_peer_unref_del_find_by_id(peer);
  2851. dp_tx_comp_process_tx_status(tx_desc, &ts, peer);
  2852. dp_tx_comp_process_desc(soc, tx_desc, &ts, peer);
  2853. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  2854. break;
  2855. }
  2856. case HTT_TX_FW2WBM_TX_STATUS_REINJECT:
  2857. {
  2858. dp_tx_reinject_handler(tx_desc, status);
  2859. break;
  2860. }
  2861. case HTT_TX_FW2WBM_TX_STATUS_INSPECT:
  2862. {
  2863. dp_tx_inspect_handler(tx_desc, status);
  2864. break;
  2865. }
  2866. case HTT_TX_FW2WBM_TX_STATUS_MEC_NOTIFY:
  2867. {
  2868. dp_tx_mec_handler(vdev, status);
  2869. break;
  2870. }
  2871. default:
  2872. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2873. "%s Invalid HTT tx_status %d\n",
  2874. __func__, tx_status);
  2875. break;
  2876. }
  2877. }
  2878. /**
  2879. * dp_tx_comp_handler() - Tx completion handler
  2880. * @soc: core txrx main context
  2881. * @ring_id: completion ring id
  2882. * @quota: No. of packets/descriptors that can be serviced in one loop
  2883. *
  2884. * This function will collect hardware release ring element contents and
  2885. * handle descriptor contents. Based on contents, free packet or handle error
  2886. * conditions
  2887. *
  2888. * Return: none
  2889. */
  2890. uint32_t dp_tx_comp_handler(struct dp_soc *soc, void *hal_srng, uint32_t quota)
  2891. {
  2892. void *tx_comp_hal_desc;
  2893. uint8_t buffer_src;
  2894. uint8_t pool_id;
  2895. uint32_t tx_desc_id;
  2896. struct dp_tx_desc_s *tx_desc = NULL;
  2897. struct dp_tx_desc_s *head_desc = NULL;
  2898. struct dp_tx_desc_s *tail_desc = NULL;
  2899. uint32_t num_processed;
  2900. uint32_t count;
  2901. if (qdf_unlikely(hal_srng_access_start(soc->hal_soc, hal_srng))) {
  2902. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2903. "%s %d : HAL RING Access Failed -- %pK",
  2904. __func__, __LINE__, hal_srng);
  2905. return 0;
  2906. }
  2907. num_processed = 0;
  2908. count = 0;
  2909. /* Find head descriptor from completion ring */
  2910. while (qdf_likely(tx_comp_hal_desc =
  2911. hal_srng_dst_get_next(soc->hal_soc, hal_srng))) {
  2912. buffer_src = hal_tx_comp_get_buffer_source(tx_comp_hal_desc);
  2913. /* If this buffer was not released by TQM or FW, then it is not
  2914. * Tx completion indication, assert */
  2915. if ((buffer_src != HAL_TX_COMP_RELEASE_SOURCE_TQM) &&
  2916. (buffer_src != HAL_TX_COMP_RELEASE_SOURCE_FW)) {
  2917. QDF_TRACE(QDF_MODULE_ID_DP,
  2918. QDF_TRACE_LEVEL_FATAL,
  2919. "Tx comp release_src != TQM | FW but from %d",
  2920. buffer_src);
  2921. hal_dump_comp_desc(tx_comp_hal_desc);
  2922. DP_STATS_INC(soc, tx.invalid_release_source, 1);
  2923. qdf_assert_always(0);
  2924. }
  2925. /* Get descriptor id */
  2926. tx_desc_id = hal_tx_comp_get_desc_id(tx_comp_hal_desc);
  2927. pool_id = (tx_desc_id & DP_TX_DESC_ID_POOL_MASK) >>
  2928. DP_TX_DESC_ID_POOL_OS;
  2929. if (!dp_tx_is_desc_id_valid(soc, tx_desc_id))
  2930. continue;
  2931. /* Find Tx descriptor */
  2932. tx_desc = dp_tx_desc_find(soc, pool_id,
  2933. (tx_desc_id & DP_TX_DESC_ID_PAGE_MASK) >>
  2934. DP_TX_DESC_ID_PAGE_OS,
  2935. (tx_desc_id & DP_TX_DESC_ID_OFFSET_MASK) >>
  2936. DP_TX_DESC_ID_OFFSET_OS);
  2937. /*
  2938. * If the descriptor is already freed in vdev_detach,
  2939. * continue to next descriptor
  2940. */
  2941. if (!tx_desc->vdev) {
  2942. QDF_TRACE(QDF_MODULE_ID_DP,
  2943. QDF_TRACE_LEVEL_INFO,
  2944. "Descriptor freed in vdev_detach %d",
  2945. tx_desc_id);
  2946. num_processed += !(count & DP_TX_NAPI_BUDGET_DIV_MASK);
  2947. count++;
  2948. continue;
  2949. }
  2950. /*
  2951. * If the release source is FW, process the HTT status
  2952. */
  2953. if (qdf_unlikely(buffer_src ==
  2954. HAL_TX_COMP_RELEASE_SOURCE_FW)) {
  2955. uint8_t htt_tx_status[HAL_TX_COMP_HTT_STATUS_LEN];
  2956. hal_tx_comp_get_htt_desc(tx_comp_hal_desc,
  2957. htt_tx_status);
  2958. dp_tx_process_htt_completion(tx_desc,
  2959. htt_tx_status);
  2960. } else {
  2961. /* Pool id is not matching. Error */
  2962. if (tx_desc->pool_id != pool_id) {
  2963. QDF_TRACE(QDF_MODULE_ID_DP,
  2964. QDF_TRACE_LEVEL_FATAL,
  2965. "Tx Comp pool id %d not matched %d",
  2966. pool_id, tx_desc->pool_id);
  2967. qdf_assert_always(0);
  2968. }
  2969. if (!(tx_desc->flags & DP_TX_DESC_FLAG_ALLOCATED) ||
  2970. !(tx_desc->flags & DP_TX_DESC_FLAG_QUEUED_TX)) {
  2971. QDF_TRACE(QDF_MODULE_ID_DP,
  2972. QDF_TRACE_LEVEL_FATAL,
  2973. "Txdesc invalid, flgs = %x,id = %d",
  2974. tx_desc->flags, tx_desc_id);
  2975. qdf_assert_always(0);
  2976. }
  2977. /* First ring descriptor on the cycle */
  2978. if (!head_desc) {
  2979. head_desc = tx_desc;
  2980. tail_desc = tx_desc;
  2981. }
  2982. tail_desc->next = tx_desc;
  2983. tx_desc->next = NULL;
  2984. tail_desc = tx_desc;
  2985. /* Collect hw completion contents */
  2986. hal_tx_comp_desc_sync(tx_comp_hal_desc,
  2987. &tx_desc->comp, 1);
  2988. }
  2989. num_processed += !(count & DP_TX_NAPI_BUDGET_DIV_MASK);
  2990. /*
  2991. * Processed packet count is more than given quota
  2992. * stop to processing
  2993. */
  2994. if ((num_processed >= quota))
  2995. break;
  2996. count++;
  2997. }
  2998. hal_srng_access_end(soc->hal_soc, hal_srng);
  2999. /* Process the reaped descriptors */
  3000. if (head_desc)
  3001. dp_tx_comp_process_desc_list(soc, head_desc);
  3002. return num_processed;
  3003. }
  3004. #ifdef FEATURE_WLAN_TDLS
  3005. /**
  3006. * dp_tx_non_std() - Allow the control-path SW to send data frames
  3007. *
  3008. * @data_vdev - which vdev should transmit the tx data frames
  3009. * @tx_spec - what non-standard handling to apply to the tx data frames
  3010. * @msdu_list - NULL-terminated list of tx MSDUs
  3011. *
  3012. * Return: NULL on success,
  3013. * nbuf when it fails to send
  3014. */
  3015. qdf_nbuf_t dp_tx_non_std(struct cdp_vdev *vdev_handle,
  3016. enum ol_tx_spec tx_spec, qdf_nbuf_t msdu_list)
  3017. {
  3018. struct dp_vdev *vdev = (struct dp_vdev *) vdev_handle;
  3019. if (tx_spec & OL_TX_SPEC_NO_FREE)
  3020. vdev->is_tdls_frame = true;
  3021. return dp_tx_send(vdev_handle, msdu_list);
  3022. }
  3023. #endif
  3024. /**
  3025. * dp_tx_vdev_attach() - attach vdev to dp tx
  3026. * @vdev: virtual device instance
  3027. *
  3028. * Return: QDF_STATUS_SUCCESS: success
  3029. * QDF_STATUS_E_RESOURCES: Error return
  3030. */
  3031. QDF_STATUS dp_tx_vdev_attach(struct dp_vdev *vdev)
  3032. {
  3033. /*
  3034. * Fill HTT TCL Metadata with Vdev ID and MAC ID
  3035. */
  3036. HTT_TX_TCL_METADATA_TYPE_SET(vdev->htt_tcl_metadata,
  3037. HTT_TCL_METADATA_TYPE_VDEV_BASED);
  3038. HTT_TX_TCL_METADATA_VDEV_ID_SET(vdev->htt_tcl_metadata,
  3039. vdev->vdev_id);
  3040. HTT_TX_TCL_METADATA_PDEV_ID_SET(vdev->htt_tcl_metadata,
  3041. DP_SW2HW_MACID(vdev->pdev->pdev_id));
  3042. /*
  3043. * Set HTT Extension Valid bit to 0 by default
  3044. */
  3045. HTT_TX_TCL_METADATA_VALID_HTT_SET(vdev->htt_tcl_metadata, 0);
  3046. dp_tx_vdev_update_search_flags(vdev);
  3047. return QDF_STATUS_SUCCESS;
  3048. }
  3049. #ifdef FEATURE_WDS
  3050. static inline bool dp_tx_da_search_override(struct dp_vdev *vdev)
  3051. {
  3052. struct dp_soc *soc = vdev->pdev->soc;
  3053. /*
  3054. * If AST index override support is available (HKv2 etc),
  3055. * DA search flag be enabled always
  3056. *
  3057. * If AST index override support is not available (HKv1),
  3058. * DA search flag should be used for all modes except QWRAP
  3059. */
  3060. if (soc->ast_override_support || !vdev->proxysta_vdev)
  3061. return true;
  3062. return false;
  3063. }
  3064. #else
  3065. static inline bool dp_tx_da_search_override(struct dp_vdev *vdev)
  3066. {
  3067. return false;
  3068. }
  3069. #endif
  3070. /**
  3071. * dp_tx_vdev_update_search_flags() - Update vdev flags as per opmode
  3072. * @vdev: virtual device instance
  3073. *
  3074. * Return: void
  3075. *
  3076. */
  3077. void dp_tx_vdev_update_search_flags(struct dp_vdev *vdev)
  3078. {
  3079. struct dp_soc *soc = vdev->pdev->soc;
  3080. /*
  3081. * Enable both AddrY (SA based search) and AddrX (Da based search)
  3082. * for TDLS link
  3083. *
  3084. * Enable AddrY (SA based search) only for non-WDS STA and
  3085. * ProxySTA VAP (in HKv1) modes.
  3086. *
  3087. * In all other VAP modes, only DA based search should be
  3088. * enabled
  3089. */
  3090. if (vdev->opmode == wlan_op_mode_sta &&
  3091. vdev->tdls_link_connected)
  3092. vdev->hal_desc_addr_search_flags =
  3093. (HAL_TX_DESC_ADDRX_EN | HAL_TX_DESC_ADDRY_EN);
  3094. else if ((vdev->opmode == wlan_op_mode_sta) &&
  3095. !dp_tx_da_search_override(vdev))
  3096. vdev->hal_desc_addr_search_flags = HAL_TX_DESC_ADDRY_EN;
  3097. else
  3098. vdev->hal_desc_addr_search_flags = HAL_TX_DESC_ADDRX_EN;
  3099. /* Set search type only when peer map v2 messaging is enabled
  3100. * as we will have the search index (AST hash) only when v2 is
  3101. * enabled
  3102. */
  3103. if (soc->is_peer_map_unmap_v2 && vdev->opmode == wlan_op_mode_sta)
  3104. vdev->search_type = HAL_TX_ADDR_INDEX_SEARCH;
  3105. else
  3106. vdev->search_type = HAL_TX_ADDR_SEARCH_DEFAULT;
  3107. }
  3108. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  3109. /* dp_tx_desc_flush() - release resources associated
  3110. * to tx_desc
  3111. * @vdev: virtual device instance
  3112. *
  3113. * This function will free all outstanding Tx buffers,
  3114. * including ME buffer for which either free during
  3115. * completion didn't happened or completion is not
  3116. * received.
  3117. */
  3118. static void dp_tx_desc_flush(struct dp_vdev *vdev)
  3119. {
  3120. uint8_t i;
  3121. uint32_t j;
  3122. uint32_t num_desc, page_id, offset;
  3123. uint16_t num_desc_per_page;
  3124. struct dp_soc *soc = vdev->pdev->soc;
  3125. struct dp_tx_desc_s *tx_desc = NULL;
  3126. struct dp_tx_desc_pool_s *tx_desc_pool = NULL;
  3127. for (i = 0; i < MAX_TXDESC_POOLS; i++) {
  3128. tx_desc_pool = &soc->tx_desc[i];
  3129. if (!(tx_desc_pool->pool_size) ||
  3130. IS_TX_DESC_POOL_STATUS_INACTIVE(tx_desc_pool) ||
  3131. !(tx_desc_pool->desc_pages.cacheable_pages))
  3132. continue;
  3133. num_desc = tx_desc_pool->pool_size;
  3134. num_desc_per_page =
  3135. tx_desc_pool->desc_pages.num_element_per_page;
  3136. for (j = 0; j < num_desc; j++) {
  3137. page_id = j / num_desc_per_page;
  3138. offset = j % num_desc_per_page;
  3139. if (qdf_unlikely(!(tx_desc_pool->
  3140. desc_pages.cacheable_pages)))
  3141. break;
  3142. tx_desc = dp_tx_desc_find(soc, i, page_id, offset);
  3143. if (tx_desc && (tx_desc->vdev == vdev) &&
  3144. (tx_desc->flags & DP_TX_DESC_FLAG_ALLOCATED)) {
  3145. dp_tx_comp_free_buf(soc, tx_desc);
  3146. dp_tx_desc_release(tx_desc, i);
  3147. }
  3148. }
  3149. }
  3150. }
  3151. #else /* QCA_LL_TX_FLOW_CONTROL_V2! */
  3152. static void dp_tx_desc_flush(struct dp_vdev *vdev)
  3153. {
  3154. uint8_t i, num_pool;
  3155. uint32_t j;
  3156. uint32_t num_desc, page_id, offset;
  3157. uint16_t num_desc_per_page;
  3158. struct dp_soc *soc = vdev->pdev->soc;
  3159. struct dp_tx_desc_s *tx_desc = NULL;
  3160. struct dp_tx_desc_pool_s *tx_desc_pool = NULL;
  3161. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3162. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  3163. for (i = 0; i < num_pool; i++) {
  3164. tx_desc_pool = &soc->tx_desc[i];
  3165. if (!tx_desc_pool->desc_pages.cacheable_pages)
  3166. continue;
  3167. num_desc_per_page =
  3168. tx_desc_pool->desc_pages.num_element_per_page;
  3169. for (j = 0; j < num_desc; j++) {
  3170. page_id = j / num_desc_per_page;
  3171. offset = j % num_desc_per_page;
  3172. tx_desc = dp_tx_desc_find(soc, i, page_id, offset);
  3173. if (tx_desc && (tx_desc->vdev == vdev) &&
  3174. (tx_desc->flags & DP_TX_DESC_FLAG_ALLOCATED)) {
  3175. dp_tx_comp_free_buf(soc, tx_desc);
  3176. dp_tx_desc_release(tx_desc, i);
  3177. }
  3178. }
  3179. }
  3180. }
  3181. #endif /* !QCA_LL_TX_FLOW_CONTROL_V2 */
  3182. /**
  3183. * dp_tx_vdev_detach() - detach vdev from dp tx
  3184. * @vdev: virtual device instance
  3185. *
  3186. * Return: QDF_STATUS_SUCCESS: success
  3187. * QDF_STATUS_E_RESOURCES: Error return
  3188. */
  3189. QDF_STATUS dp_tx_vdev_detach(struct dp_vdev *vdev)
  3190. {
  3191. dp_tx_desc_flush(vdev);
  3192. return QDF_STATUS_SUCCESS;
  3193. }
  3194. /**
  3195. * dp_tx_pdev_attach() - attach pdev to dp tx
  3196. * @pdev: physical device instance
  3197. *
  3198. * Return: QDF_STATUS_SUCCESS: success
  3199. * QDF_STATUS_E_RESOURCES: Error return
  3200. */
  3201. QDF_STATUS dp_tx_pdev_attach(struct dp_pdev *pdev)
  3202. {
  3203. struct dp_soc *soc = pdev->soc;
  3204. /* Initialize Flow control counters */
  3205. qdf_atomic_init(&pdev->num_tx_exception);
  3206. qdf_atomic_init(&pdev->num_tx_outstanding);
  3207. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3208. /* Initialize descriptors in TCL Ring */
  3209. hal_tx_init_data_ring(soc->hal_soc,
  3210. soc->tcl_data_ring[pdev->pdev_id].hal_srng);
  3211. }
  3212. return QDF_STATUS_SUCCESS;
  3213. }
  3214. /**
  3215. * dp_tx_pdev_detach() - detach pdev from dp tx
  3216. * @pdev: physical device instance
  3217. *
  3218. * Return: QDF_STATUS_SUCCESS: success
  3219. * QDF_STATUS_E_RESOURCES: Error return
  3220. */
  3221. QDF_STATUS dp_tx_pdev_detach(struct dp_pdev *pdev)
  3222. {
  3223. dp_tx_me_exit(pdev);
  3224. return QDF_STATUS_SUCCESS;
  3225. }
  3226. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  3227. /* Pools will be allocated dynamically */
  3228. static int dp_tx_alloc_static_pools(struct dp_soc *soc, int num_pool,
  3229. int num_desc)
  3230. {
  3231. uint8_t i;
  3232. for (i = 0; i < num_pool; i++) {
  3233. qdf_spinlock_create(&soc->tx_desc[i].flow_pool_lock);
  3234. soc->tx_desc[i].status = FLOW_POOL_INACTIVE;
  3235. }
  3236. return 0;
  3237. }
  3238. static void dp_tx_delete_static_pools(struct dp_soc *soc, int num_pool)
  3239. {
  3240. uint8_t i;
  3241. for (i = 0; i < num_pool; i++)
  3242. qdf_spinlock_destroy(&soc->tx_desc[i].flow_pool_lock);
  3243. }
  3244. #else /* QCA_LL_TX_FLOW_CONTROL_V2! */
  3245. static int dp_tx_alloc_static_pools(struct dp_soc *soc, int num_pool,
  3246. int num_desc)
  3247. {
  3248. uint8_t i;
  3249. /* Allocate software Tx descriptor pools */
  3250. for (i = 0; i < num_pool; i++) {
  3251. if (dp_tx_desc_pool_alloc(soc, i, num_desc)) {
  3252. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3253. "%s Tx Desc Pool alloc %d failed %pK",
  3254. __func__, i, soc);
  3255. return ENOMEM;
  3256. }
  3257. }
  3258. return 0;
  3259. }
  3260. static void dp_tx_delete_static_pools(struct dp_soc *soc, int num_pool)
  3261. {
  3262. uint8_t i;
  3263. for (i = 0; i < num_pool; i++) {
  3264. qdf_assert_always(!soc->tx_desc[i].num_allocated);
  3265. if (dp_tx_desc_pool_free(soc, i)) {
  3266. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3267. "%s Tx Desc Pool Free failed", __func__);
  3268. }
  3269. }
  3270. }
  3271. #endif /* !QCA_LL_TX_FLOW_CONTROL_V2 */
  3272. #ifndef QCA_MEM_ATTACH_ON_WIFI3
  3273. /**
  3274. * dp_tso_attach_wifi3() - TSO attach handler
  3275. * @txrx_soc: Opaque Dp handle
  3276. *
  3277. * Reserve TSO descriptor buffers
  3278. *
  3279. * Return: QDF_STATUS_E_FAILURE on failure or
  3280. * QDF_STATUS_SUCCESS on success
  3281. */
  3282. static
  3283. QDF_STATUS dp_tso_attach_wifi3(void *txrx_soc)
  3284. {
  3285. return dp_tso_soc_attach(txrx_soc);
  3286. }
  3287. /**
  3288. * dp_tso_detach_wifi3() - TSO Detach handler
  3289. * @txrx_soc: Opaque Dp handle
  3290. *
  3291. * Deallocate TSO descriptor buffers
  3292. *
  3293. * Return: QDF_STATUS_E_FAILURE on failure or
  3294. * QDF_STATUS_SUCCESS on success
  3295. */
  3296. static
  3297. QDF_STATUS dp_tso_detach_wifi3(void *txrx_soc)
  3298. {
  3299. return dp_tso_soc_detach(txrx_soc);
  3300. }
  3301. #else
  3302. static
  3303. QDF_STATUS dp_tso_attach_wifi3(void *txrx_soc)
  3304. {
  3305. return QDF_STATUS_SUCCESS;
  3306. }
  3307. static
  3308. QDF_STATUS dp_tso_detach_wifi3(void *txrx_soc)
  3309. {
  3310. return QDF_STATUS_SUCCESS;
  3311. }
  3312. #endif
  3313. QDF_STATUS dp_tso_soc_detach(void *txrx_soc)
  3314. {
  3315. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3316. uint8_t i;
  3317. uint8_t num_pool;
  3318. uint32_t num_desc;
  3319. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  3320. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3321. for (i = 0; i < num_pool; i++)
  3322. dp_tx_tso_desc_pool_free(soc, i);
  3323. dp_info("%s TSO Desc Pool %d Free descs = %d",
  3324. __func__, num_pool, num_desc);
  3325. for (i = 0; i < num_pool; i++)
  3326. dp_tx_tso_num_seg_pool_free(soc, i);
  3327. dp_info("%s TSO Num of seg Desc Pool %d Free descs = %d",
  3328. __func__, num_pool, num_desc);
  3329. return QDF_STATUS_SUCCESS;
  3330. }
  3331. /**
  3332. * dp_tso_attach() - TSO attach handler
  3333. * @txrx_soc: Opaque Dp handle
  3334. *
  3335. * Reserve TSO descriptor buffers
  3336. *
  3337. * Return: QDF_STATUS_E_FAILURE on failure or
  3338. * QDF_STATUS_SUCCESS on success
  3339. */
  3340. QDF_STATUS dp_tso_soc_attach(void *txrx_soc)
  3341. {
  3342. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3343. uint8_t i;
  3344. uint8_t num_pool;
  3345. uint32_t num_desc;
  3346. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  3347. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3348. for (i = 0; i < num_pool; i++) {
  3349. if (dp_tx_tso_desc_pool_alloc(soc, i, num_desc)) {
  3350. dp_err("TSO Desc Pool alloc %d failed %pK",
  3351. i, soc);
  3352. return QDF_STATUS_E_FAILURE;
  3353. }
  3354. }
  3355. dp_info("%s TSO Desc Alloc %d, descs = %d",
  3356. __func__, num_pool, num_desc);
  3357. for (i = 0; i < num_pool; i++) {
  3358. if (dp_tx_tso_num_seg_pool_alloc(soc, i, num_desc)) {
  3359. dp_err("TSO Num of seg Pool alloc %d failed %pK",
  3360. i, soc);
  3361. return QDF_STATUS_E_FAILURE;
  3362. }
  3363. }
  3364. return QDF_STATUS_SUCCESS;
  3365. }
  3366. /**
  3367. * dp_tx_soc_detach() - detach soc from dp tx
  3368. * @soc: core txrx main context
  3369. *
  3370. * This function will detach dp tx into main device context
  3371. * will free dp tx resource and initialize resources
  3372. *
  3373. * Return: QDF_STATUS_SUCCESS: success
  3374. * QDF_STATUS_E_RESOURCES: Error return
  3375. */
  3376. QDF_STATUS dp_tx_soc_detach(struct dp_soc *soc)
  3377. {
  3378. uint8_t num_pool;
  3379. uint16_t num_desc;
  3380. uint16_t num_ext_desc;
  3381. uint8_t i;
  3382. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3383. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  3384. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3385. num_ext_desc = wlan_cfg_get_num_tx_ext_desc(soc->wlan_cfg_ctx);
  3386. dp_tx_flow_control_deinit(soc);
  3387. dp_tx_delete_static_pools(soc, num_pool);
  3388. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3389. "%s Tx Desc Pool Free num_pool = %d, descs = %d",
  3390. __func__, num_pool, num_desc);
  3391. for (i = 0; i < num_pool; i++) {
  3392. if (dp_tx_ext_desc_pool_free(soc, i)) {
  3393. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3394. "%s Tx Ext Desc Pool Free failed",
  3395. __func__);
  3396. return QDF_STATUS_E_RESOURCES;
  3397. }
  3398. }
  3399. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3400. "%s MSDU Ext Desc Pool %d Free descs = %d",
  3401. __func__, num_pool, num_ext_desc);
  3402. status = dp_tso_detach_wifi3(soc);
  3403. if (status != QDF_STATUS_SUCCESS)
  3404. return status;
  3405. return QDF_STATUS_SUCCESS;
  3406. }
  3407. /**
  3408. * dp_tx_soc_attach() - attach soc to dp tx
  3409. * @soc: core txrx main context
  3410. *
  3411. * This function will attach dp tx into main device context
  3412. * will allocate dp tx resource and initialize resources
  3413. *
  3414. * Return: QDF_STATUS_SUCCESS: success
  3415. * QDF_STATUS_E_RESOURCES: Error return
  3416. */
  3417. QDF_STATUS dp_tx_soc_attach(struct dp_soc *soc)
  3418. {
  3419. uint8_t i;
  3420. uint8_t num_pool;
  3421. uint32_t num_desc;
  3422. uint32_t num_ext_desc;
  3423. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3424. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  3425. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3426. num_ext_desc = wlan_cfg_get_num_tx_ext_desc(soc->wlan_cfg_ctx);
  3427. if (num_pool > MAX_TXDESC_POOLS)
  3428. goto fail;
  3429. if (dp_tx_alloc_static_pools(soc, num_pool, num_desc))
  3430. goto fail;
  3431. dp_tx_flow_control_init(soc);
  3432. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3433. "%s Tx Desc Alloc num_pool = %d, descs = %d",
  3434. __func__, num_pool, num_desc);
  3435. /* Allocate extension tx descriptor pools */
  3436. for (i = 0; i < num_pool; i++) {
  3437. if (dp_tx_ext_desc_pool_alloc(soc, i, num_ext_desc)) {
  3438. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3439. "MSDU Ext Desc Pool alloc %d failed %pK",
  3440. i, soc);
  3441. goto fail;
  3442. }
  3443. }
  3444. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3445. "%s MSDU Ext Desc Alloc %d, descs = %d",
  3446. __func__, num_pool, num_ext_desc);
  3447. status = dp_tso_attach_wifi3((void *)soc);
  3448. if (status != QDF_STATUS_SUCCESS)
  3449. goto fail;
  3450. /* Initialize descriptors in TCL Rings */
  3451. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3452. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3453. hal_tx_init_data_ring(soc->hal_soc,
  3454. soc->tcl_data_ring[i].hal_srng);
  3455. }
  3456. }
  3457. /*
  3458. * todo - Add a runtime config option to enable this.
  3459. */
  3460. /*
  3461. * Due to multiple issues on NPR EMU, enable it selectively
  3462. * only for NPR EMU, should be removed, once NPR platforms
  3463. * are stable.
  3464. */
  3465. soc->process_tx_status = CONFIG_PROCESS_TX_STATUS;
  3466. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3467. "%s HAL Tx init Success", __func__);
  3468. return QDF_STATUS_SUCCESS;
  3469. fail:
  3470. /* Detach will take care of freeing only allocated resources */
  3471. dp_tx_soc_detach(soc);
  3472. return QDF_STATUS_E_RESOURCES;
  3473. }
  3474. /*
  3475. * dp_tx_me_mem_free(): Function to free allocated memory in mcast enahncement
  3476. * pdev: pointer to DP PDEV structure
  3477. * seg_info_head: Pointer to the head of list
  3478. *
  3479. * return: void
  3480. */
  3481. static void dp_tx_me_mem_free(struct dp_pdev *pdev,
  3482. struct dp_tx_seg_info_s *seg_info_head)
  3483. {
  3484. struct dp_tx_me_buf_t *mc_uc_buf;
  3485. struct dp_tx_seg_info_s *seg_info_new = NULL;
  3486. qdf_nbuf_t nbuf = NULL;
  3487. uint64_t phy_addr;
  3488. while (seg_info_head) {
  3489. nbuf = seg_info_head->nbuf;
  3490. mc_uc_buf = (struct dp_tx_me_buf_t *)
  3491. seg_info_head->frags[0].vaddr;
  3492. phy_addr = seg_info_head->frags[0].paddr_hi;
  3493. phy_addr = (phy_addr << 32) | seg_info_head->frags[0].paddr_lo;
  3494. qdf_mem_unmap_nbytes_single(pdev->soc->osdev,
  3495. phy_addr,
  3496. QDF_DMA_TO_DEVICE , QDF_MAC_ADDR_SIZE);
  3497. dp_tx_me_free_buf(pdev, mc_uc_buf);
  3498. qdf_nbuf_free(nbuf);
  3499. seg_info_new = seg_info_head;
  3500. seg_info_head = seg_info_head->next;
  3501. qdf_mem_free(seg_info_new);
  3502. }
  3503. }
  3504. /**
  3505. * dp_tx_me_send_convert_ucast(): function to convert multicast to unicast
  3506. * @vdev: DP VDEV handle
  3507. * @nbuf: Multicast nbuf
  3508. * @newmac: Table of the clients to which packets have to be sent
  3509. * @new_mac_cnt: No of clients
  3510. *
  3511. * return: no of converted packets
  3512. */
  3513. uint16_t
  3514. dp_tx_me_send_convert_ucast(struct cdp_vdev *vdev_handle, qdf_nbuf_t nbuf,
  3515. uint8_t newmac[][QDF_MAC_ADDR_SIZE], uint8_t new_mac_cnt)
  3516. {
  3517. struct dp_vdev *vdev = (struct dp_vdev *) vdev_handle;
  3518. struct dp_pdev *pdev = vdev->pdev;
  3519. qdf_ether_header_t *eh;
  3520. uint8_t *data;
  3521. uint16_t len;
  3522. /* reference to frame dst addr */
  3523. uint8_t *dstmac;
  3524. /* copy of original frame src addr */
  3525. uint8_t srcmac[QDF_MAC_ADDR_SIZE];
  3526. /* local index into newmac */
  3527. uint8_t new_mac_idx = 0;
  3528. struct dp_tx_me_buf_t *mc_uc_buf;
  3529. qdf_nbuf_t nbuf_clone;
  3530. struct dp_tx_msdu_info_s msdu_info;
  3531. struct dp_tx_seg_info_s *seg_info_head = NULL;
  3532. struct dp_tx_seg_info_s *seg_info_tail = NULL;
  3533. struct dp_tx_seg_info_s *seg_info_new;
  3534. qdf_dma_addr_t paddr_data;
  3535. qdf_dma_addr_t paddr_mcbuf = 0;
  3536. uint8_t empty_entry_mac[QDF_MAC_ADDR_SIZE] = {0};
  3537. QDF_STATUS status;
  3538. qdf_mem_zero(&msdu_info, sizeof(msdu_info));
  3539. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  3540. eh = (qdf_ether_header_t *)nbuf;
  3541. qdf_mem_copy(srcmac, eh->ether_shost, QDF_MAC_ADDR_SIZE);
  3542. len = qdf_nbuf_len(nbuf);
  3543. data = qdf_nbuf_data(nbuf);
  3544. status = qdf_nbuf_map(vdev->osdev, nbuf,
  3545. QDF_DMA_TO_DEVICE);
  3546. if (status) {
  3547. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3548. "Mapping failure Error:%d", status);
  3549. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_map_error, 1);
  3550. qdf_nbuf_free(nbuf);
  3551. return 1;
  3552. }
  3553. paddr_data = qdf_nbuf_mapped_paddr_get(nbuf) + QDF_MAC_ADDR_SIZE;
  3554. for (new_mac_idx = 0; new_mac_idx < new_mac_cnt; new_mac_idx++) {
  3555. dstmac = newmac[new_mac_idx];
  3556. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3557. "added mac addr (%pM)", dstmac);
  3558. /* Check for NULL Mac Address */
  3559. if (!qdf_mem_cmp(dstmac, empty_entry_mac, QDF_MAC_ADDR_SIZE))
  3560. continue;
  3561. /* frame to self mac. skip */
  3562. if (!qdf_mem_cmp(dstmac, srcmac, QDF_MAC_ADDR_SIZE))
  3563. continue;
  3564. /*
  3565. * TODO: optimize to avoid malloc in per-packet path
  3566. * For eg. seg_pool can be made part of vdev structure
  3567. */
  3568. seg_info_new = qdf_mem_malloc(sizeof(*seg_info_new));
  3569. if (!seg_info_new) {
  3570. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3571. "alloc failed");
  3572. DP_STATS_INC(vdev, tx_i.mcast_en.fail_seg_alloc, 1);
  3573. goto fail_seg_alloc;
  3574. }
  3575. mc_uc_buf = dp_tx_me_alloc_buf(pdev);
  3576. if (!mc_uc_buf)
  3577. goto fail_buf_alloc;
  3578. /*
  3579. * TODO: Check if we need to clone the nbuf
  3580. * Or can we just use the reference for all cases
  3581. */
  3582. if (new_mac_idx < (new_mac_cnt - 1)) {
  3583. nbuf_clone = qdf_nbuf_clone((qdf_nbuf_t)nbuf);
  3584. if (!nbuf_clone) {
  3585. DP_STATS_INC(vdev, tx_i.mcast_en.clone_fail, 1);
  3586. goto fail_clone;
  3587. }
  3588. } else {
  3589. /*
  3590. * Update the ref
  3591. * to account for frame sent without cloning
  3592. */
  3593. qdf_nbuf_ref(nbuf);
  3594. nbuf_clone = nbuf;
  3595. }
  3596. qdf_mem_copy(mc_uc_buf->data, dstmac, QDF_MAC_ADDR_SIZE);
  3597. status = qdf_mem_map_nbytes_single(vdev->osdev, mc_uc_buf->data,
  3598. QDF_DMA_TO_DEVICE, QDF_MAC_ADDR_SIZE,
  3599. &paddr_mcbuf);
  3600. if (status) {
  3601. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3602. "Mapping failure Error:%d", status);
  3603. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_map_error, 1);
  3604. goto fail_map;
  3605. }
  3606. seg_info_new->frags[0].vaddr = (uint8_t *)mc_uc_buf;
  3607. seg_info_new->frags[0].paddr_lo = (uint32_t) paddr_mcbuf;
  3608. seg_info_new->frags[0].paddr_hi =
  3609. (uint16_t)((uint64_t)paddr_mcbuf >> 32);
  3610. seg_info_new->frags[0].len = QDF_MAC_ADDR_SIZE;
  3611. /*preparing data fragment*/
  3612. seg_info_new->frags[1].vaddr =
  3613. qdf_nbuf_data(nbuf) + QDF_MAC_ADDR_SIZE;
  3614. seg_info_new->frags[1].paddr_lo = (uint32_t)paddr_data;
  3615. seg_info_new->frags[1].paddr_hi =
  3616. (uint16_t)(((uint64_t)paddr_data) >> 32);
  3617. seg_info_new->frags[1].len = len - QDF_MAC_ADDR_SIZE;
  3618. seg_info_new->nbuf = nbuf_clone;
  3619. seg_info_new->frag_cnt = 2;
  3620. seg_info_new->total_len = len;
  3621. seg_info_new->next = NULL;
  3622. if (!seg_info_head)
  3623. seg_info_head = seg_info_new;
  3624. else
  3625. seg_info_tail->next = seg_info_new;
  3626. seg_info_tail = seg_info_new;
  3627. }
  3628. if (!seg_info_head) {
  3629. goto free_return;
  3630. }
  3631. msdu_info.u.sg_info.curr_seg = seg_info_head;
  3632. msdu_info.num_seg = new_mac_cnt;
  3633. msdu_info.frm_type = dp_tx_frm_me;
  3634. msdu_info.tid = HTT_INVALID_TID;
  3635. if (qdf_unlikely(vdev->mcast_enhancement_en > 0) &&
  3636. qdf_unlikely(pdev->hmmc_tid_override_en))
  3637. msdu_info.tid = pdev->hmmc_tid;
  3638. DP_STATS_INC(vdev, tx_i.mcast_en.ucast, new_mac_cnt);
  3639. dp_tx_send_msdu_multiple(vdev, nbuf, &msdu_info);
  3640. while (seg_info_head->next) {
  3641. seg_info_new = seg_info_head;
  3642. seg_info_head = seg_info_head->next;
  3643. qdf_mem_free(seg_info_new);
  3644. }
  3645. qdf_mem_free(seg_info_head);
  3646. qdf_nbuf_unmap(pdev->soc->osdev, nbuf, QDF_DMA_TO_DEVICE);
  3647. qdf_nbuf_free(nbuf);
  3648. return new_mac_cnt;
  3649. fail_map:
  3650. qdf_nbuf_free(nbuf_clone);
  3651. fail_clone:
  3652. dp_tx_me_free_buf(pdev, mc_uc_buf);
  3653. fail_buf_alloc:
  3654. qdf_mem_free(seg_info_new);
  3655. fail_seg_alloc:
  3656. dp_tx_me_mem_free(pdev, seg_info_head);
  3657. free_return:
  3658. qdf_nbuf_unmap(pdev->soc->osdev, nbuf, QDF_DMA_TO_DEVICE);
  3659. qdf_nbuf_free(nbuf);
  3660. return 1;
  3661. }