dp_main.c 249 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952795379547955795679577958795979607961796279637964796579667967796879697970797179727973797479757976797779787979798079817982798379847985798679877988798979907991799279937994799579967997799879998000800180028003800480058006800780088009801080118012801380148015801680178018801980208021802280238024802580268027802880298030803180328033803480358036803780388039804080418042804380448045804680478048804980508051805280538054805580568057805880598060806180628063806480658066806780688069807080718072807380748075807680778078807980808081808280838084808580868087808880898090809180928093809480958096809780988099810081018102810381048105810681078108810981108111811281138114811581168117811881198120812181228123812481258126812781288129813081318132813381348135813681378138813981408141814281438144814581468147814881498150815181528153815481558156815781588159816081618162816381648165816681678168816981708171817281738174817581768177817881798180818181828183818481858186818781888189819081918192819381948195819681978198819982008201820282038204820582068207820882098210821182128213821482158216821782188219822082218222822382248225822682278228822982308231823282338234823582368237823882398240824182428243824482458246824782488249825082518252825382548255825682578258825982608261826282638264826582668267826882698270827182728273827482758276827782788279828082818282828382848285828682878288828982908291829282938294829582968297829882998300830183028303830483058306830783088309831083118312831383148315831683178318831983208321832283238324832583268327832883298330833183328333833483358336833783388339834083418342834383448345834683478348834983508351835283538354835583568357835883598360836183628363836483658366836783688369837083718372837383748375837683778378837983808381838283838384838583868387838883898390839183928393839483958396839783988399840084018402840384048405840684078408840984108411841284138414841584168417841884198420842184228423842484258426842784288429843084318432843384348435843684378438843984408441844284438444844584468447844884498450845184528453845484558456845784588459846084618462846384648465846684678468846984708471847284738474847584768477847884798480848184828483848484858486848784888489849084918492849384948495849684978498849985008501850285038504850585068507850885098510851185128513851485158516851785188519852085218522852385248525852685278528852985308531853285338534853585368537853885398540854185428543854485458546854785488549855085518552855385548555855685578558855985608561856285638564856585668567856885698570857185728573857485758576857785788579858085818582858385848585858685878588858985908591859285938594859585968597859885998600860186028603860486058606860786088609861086118612861386148615861686178618861986208621862286238624862586268627862886298630863186328633863486358636863786388639864086418642864386448645864686478648864986508651865286538654865586568657865886598660866186628663866486658666866786688669867086718672867386748675867686778678867986808681868286838684868586868687868886898690869186928693869486958696869786988699870087018702870387048705870687078708870987108711871287138714871587168717871887198720872187228723872487258726872787288729873087318732873387348735873687378738873987408741874287438744874587468747874887498750875187528753875487558756875787588759876087618762876387648765876687678768876987708771877287738774877587768777877887798780878187828783878487858786878787888789879087918792879387948795879687978798879988008801880288038804880588068807880888098810881188128813881488158816881788188819882088218822882388248825882688278828882988308831883288338834883588368837883888398840884188428843884488458846884788488849885088518852885388548855885688578858885988608861886288638864886588668867886888698870887188728873887488758876887788788879888088818882888388848885888688878888888988908891889288938894889588968897889888998900890189028903890489058906890789088909891089118912891389148915891689178918891989208921892289238924892589268927892889298930893189328933893489358936893789388939894089418942894389448945894689478948894989508951895289538954895589568957895889598960896189628963896489658966896789688969897089718972897389748975897689778978897989808981898289838984898589868987898889898990899189928993899489958996899789988999900090019002900390049005900690079008900990109011
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include <cdp_txrx_handle.h>
  36. #include <wlan_cfg.h>
  37. #include "cdp_txrx_cmn_struct.h"
  38. #include "cdp_txrx_stats_struct.h"
  39. #include "cdp_txrx_cmn_reg.h"
  40. #include <qdf_util.h>
  41. #include "dp_peer.h"
  42. #include "dp_rx_mon.h"
  43. #include "htt_stats.h"
  44. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  45. #include "cfg_ucfg_api.h"
  46. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  47. #include "cdp_txrx_flow_ctrl_v2.h"
  48. #else
  49. static inline void
  50. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  51. {
  52. return;
  53. }
  54. #endif
  55. #include "dp_ipa.h"
  56. #include "dp_cal_client_api.h"
  57. #ifdef CONFIG_MCL
  58. extern int con_mode_monitor;
  59. #ifndef REMOVE_PKT_LOG
  60. #include <pktlog_ac_api.h>
  61. #include <pktlog_ac.h>
  62. #endif
  63. #endif
  64. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  65. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  66. uint8_t *peer_mac_addr,
  67. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  68. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  69. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  70. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  71. #define DP_INTR_POLL_TIMER_MS 10
  72. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  73. #define DP_MCS_LENGTH (6*MAX_MCS)
  74. #define DP_NSS_LENGTH (6*SS_COUNT)
  75. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  76. #define DP_MAX_INT_CONTEXTS_STRING_LENGTH (6 * WLAN_CFG_INT_NUM_CONTEXTS)
  77. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  78. #define DP_MAX_MCS_STRING_LEN 30
  79. #define DP_CURR_FW_STATS_AVAIL 19
  80. #define DP_HTT_DBG_EXT_STATS_MAX 256
  81. #define DP_MAX_SLEEP_TIME 100
  82. #ifdef IPA_OFFLOAD
  83. /* Exclude IPA rings from the interrupt context */
  84. #define TX_RING_MASK_VAL 0xb
  85. #define RX_RING_MASK_VAL 0x7
  86. #else
  87. #define TX_RING_MASK_VAL 0xF
  88. #define RX_RING_MASK_VAL 0xF
  89. #endif
  90. #define STR_MAXLEN 64
  91. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  92. /* PPDU stats mask sent to FW to enable enhanced stats */
  93. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  94. /* PPDU stats mask sent to FW to support debug sniffer feature */
  95. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  96. /* PPDU stats mask sent to FW to support BPR feature*/
  97. #define DP_PPDU_STATS_CFG_BPR 0x2000
  98. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  99. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  100. DP_PPDU_STATS_CFG_ENH_STATS)
  101. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  102. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  103. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  104. #define RNG_ERR "SRNG setup failed for"
  105. /**
  106. * default_dscp_tid_map - Default DSCP-TID mapping
  107. *
  108. * DSCP TID
  109. * 000000 0
  110. * 001000 1
  111. * 010000 2
  112. * 011000 3
  113. * 100000 4
  114. * 101000 5
  115. * 110000 6
  116. * 111000 7
  117. */
  118. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  119. 0, 0, 0, 0, 0, 0, 0, 0,
  120. 1, 1, 1, 1, 1, 1, 1, 1,
  121. 2, 2, 2, 2, 2, 2, 2, 2,
  122. 3, 3, 3, 3, 3, 3, 3, 3,
  123. 4, 4, 4, 4, 4, 4, 4, 4,
  124. 5, 5, 5, 5, 5, 5, 5, 5,
  125. 6, 6, 6, 6, 6, 6, 6, 6,
  126. 7, 7, 7, 7, 7, 7, 7, 7,
  127. };
  128. /*
  129. * struct dp_rate_debug
  130. *
  131. * @mcs_type: print string for a given mcs
  132. * @valid: valid mcs rate?
  133. */
  134. struct dp_rate_debug {
  135. char mcs_type[DP_MAX_MCS_STRING_LEN];
  136. uint8_t valid;
  137. };
  138. #define MCS_VALID 1
  139. #define MCS_INVALID 0
  140. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  141. {
  142. {"OFDM 48 Mbps", MCS_VALID},
  143. {"OFDM 24 Mbps", MCS_VALID},
  144. {"OFDM 12 Mbps", MCS_VALID},
  145. {"OFDM 6 Mbps ", MCS_VALID},
  146. {"OFDM 54 Mbps", MCS_VALID},
  147. {"OFDM 36 Mbps", MCS_VALID},
  148. {"OFDM 18 Mbps", MCS_VALID},
  149. {"OFDM 9 Mbps ", MCS_VALID},
  150. {"INVALID ", MCS_INVALID},
  151. {"INVALID ", MCS_INVALID},
  152. {"INVALID ", MCS_INVALID},
  153. {"INVALID ", MCS_INVALID},
  154. {"INVALID ", MCS_VALID},
  155. },
  156. {
  157. {"CCK 11 Mbps Long ", MCS_VALID},
  158. {"CCK 5.5 Mbps Long ", MCS_VALID},
  159. {"CCK 2 Mbps Long ", MCS_VALID},
  160. {"CCK 1 Mbps Long ", MCS_VALID},
  161. {"CCK 11 Mbps Short ", MCS_VALID},
  162. {"CCK 5.5 Mbps Short", MCS_VALID},
  163. {"CCK 2 Mbps Short ", MCS_VALID},
  164. {"INVALID ", MCS_INVALID},
  165. {"INVALID ", MCS_INVALID},
  166. {"INVALID ", MCS_INVALID},
  167. {"INVALID ", MCS_INVALID},
  168. {"INVALID ", MCS_INVALID},
  169. {"INVALID ", MCS_VALID},
  170. },
  171. {
  172. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  173. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  174. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  175. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  176. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  177. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  178. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  179. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  180. {"INVALID ", MCS_INVALID},
  181. {"INVALID ", MCS_INVALID},
  182. {"INVALID ", MCS_INVALID},
  183. {"INVALID ", MCS_INVALID},
  184. {"INVALID ", MCS_VALID},
  185. },
  186. {
  187. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  188. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  189. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  190. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  191. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  192. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  193. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  194. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  195. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  196. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  197. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  198. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  199. {"INVALID ", MCS_VALID},
  200. },
  201. {
  202. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  203. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  204. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  205. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  206. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  207. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  208. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  209. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  210. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  211. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  212. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  213. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  214. {"INVALID ", MCS_VALID},
  215. }
  216. };
  217. /**
  218. * @brief Cpu ring map types
  219. */
  220. enum dp_cpu_ring_map_types {
  221. DP_DEFAULT_MAP,
  222. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  223. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  224. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  225. DP_CPU_RING_MAP_MAX
  226. };
  227. /**
  228. * @brief Cpu to tx ring map
  229. */
  230. static uint8_t dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  231. {0x0, 0x1, 0x2, 0x0},
  232. {0x1, 0x2, 0x1, 0x2},
  233. {0x0, 0x2, 0x0, 0x2},
  234. {0x2, 0x2, 0x2, 0x2}
  235. };
  236. /**
  237. * @brief Select the type of statistics
  238. */
  239. enum dp_stats_type {
  240. STATS_FW = 0,
  241. STATS_HOST = 1,
  242. STATS_TYPE_MAX = 2,
  243. };
  244. /**
  245. * @brief General Firmware statistics options
  246. *
  247. */
  248. enum dp_fw_stats {
  249. TXRX_FW_STATS_INVALID = -1,
  250. };
  251. /**
  252. * dp_stats_mapping_table - Firmware and Host statistics
  253. * currently supported
  254. */
  255. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  256. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  257. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  258. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  259. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  260. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  261. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  262. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  263. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  264. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  265. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  266. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  267. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  268. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  269. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  270. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  271. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  272. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  273. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  274. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  275. /* Last ENUM for HTT FW STATS */
  276. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  277. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  278. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  279. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  280. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  281. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  282. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  283. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  284. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  285. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  286. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  287. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  288. };
  289. /* MCL specific functions */
  290. #ifdef CONFIG_MCL
  291. /**
  292. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  293. * @soc: pointer to dp_soc handle
  294. * @intr_ctx_num: interrupt context number for which mon mask is needed
  295. *
  296. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  297. * This function is returning 0, since in interrupt mode(softirq based RX),
  298. * we donot want to process monitor mode rings in a softirq.
  299. *
  300. * So, in case packet log is enabled for SAP/STA/P2P modes,
  301. * regular interrupt processing will not process monitor mode rings. It would be
  302. * done in a separate timer context.
  303. *
  304. * Return: 0
  305. */
  306. static inline
  307. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  308. {
  309. return 0;
  310. }
  311. /*
  312. * dp_service_mon_rings()- timer to reap monitor rings
  313. * reqd as we are not getting ppdu end interrupts
  314. * @arg: SoC Handle
  315. *
  316. * Return:
  317. *
  318. */
  319. static void dp_service_mon_rings(void *arg)
  320. {
  321. struct dp_soc *soc = (struct dp_soc *)arg;
  322. int ring = 0, work_done, mac_id;
  323. struct dp_pdev *pdev = NULL;
  324. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  325. pdev = soc->pdev_list[ring];
  326. if (!pdev)
  327. continue;
  328. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  329. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  330. pdev->pdev_id);
  331. work_done = dp_mon_process(soc, mac_for_pdev,
  332. QCA_NAPI_BUDGET);
  333. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  334. FL("Reaped %d descs from Monitor rings"),
  335. work_done);
  336. }
  337. }
  338. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  339. }
  340. #ifndef REMOVE_PKT_LOG
  341. /**
  342. * dp_pkt_log_init() - API to initialize packet log
  343. * @ppdev: physical device handle
  344. * @scn: HIF context
  345. *
  346. * Return: none
  347. */
  348. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  349. {
  350. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  351. if (handle->pkt_log_init) {
  352. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  353. "%s: Packet log not initialized", __func__);
  354. return;
  355. }
  356. pktlog_sethandle(&handle->pl_dev, scn);
  357. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  358. if (pktlogmod_init(scn)) {
  359. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  360. "%s: pktlogmod_init failed", __func__);
  361. handle->pkt_log_init = false;
  362. } else {
  363. handle->pkt_log_init = true;
  364. }
  365. }
  366. /**
  367. * dp_pkt_log_con_service() - connect packet log service
  368. * @ppdev: physical device handle
  369. * @scn: device context
  370. *
  371. * Return: none
  372. */
  373. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  374. {
  375. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  376. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  377. pktlog_htc_attach();
  378. }
  379. /**
  380. * dp_pktlogmod_exit() - API to cleanup pktlog info
  381. * @handle: Pdev handle
  382. *
  383. * Return: none
  384. */
  385. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  386. {
  387. void *scn = (void *)handle->soc->hif_handle;
  388. if (!scn) {
  389. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  390. "%s: Invalid hif(scn) handle", __func__);
  391. return;
  392. }
  393. pktlogmod_exit(scn);
  394. handle->pkt_log_init = false;
  395. }
  396. #endif
  397. #else
  398. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  399. /**
  400. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  401. * @soc: pointer to dp_soc handle
  402. * @intr_ctx_num: interrupt context number for which mon mask is needed
  403. *
  404. * Return: mon mask value
  405. */
  406. static inline
  407. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  408. {
  409. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  410. }
  411. #endif
  412. /**
  413. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  414. * @cdp_opaque_vdev: pointer to cdp_vdev
  415. *
  416. * Return: pointer to dp_vdev
  417. */
  418. static
  419. struct dp_vdev * dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  420. {
  421. return (struct dp_vdev *)cdp_opaque_vdev;
  422. }
  423. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  424. struct cdp_peer *peer_hdl,
  425. uint8_t *mac_addr,
  426. enum cdp_txrx_ast_entry_type type,
  427. uint32_t flags)
  428. {
  429. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  430. (struct dp_peer *)peer_hdl,
  431. mac_addr,
  432. type,
  433. flags);
  434. }
  435. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  436. void *ast_entry_hdl)
  437. {
  438. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  439. qdf_spin_lock_bh(&soc->ast_lock);
  440. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  441. (struct dp_ast_entry *)ast_entry_hdl);
  442. qdf_spin_unlock_bh(&soc->ast_lock);
  443. }
  444. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  445. struct cdp_peer *peer_hdl,
  446. uint8_t *wds_macaddr,
  447. uint32_t flags)
  448. {
  449. int status = -1;
  450. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  451. struct dp_ast_entry *ast_entry = NULL;
  452. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  453. qdf_spin_lock_bh(&soc->ast_lock);
  454. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  455. peer->vdev->pdev->pdev_id);
  456. if (ast_entry) {
  457. status = dp_peer_update_ast(soc,
  458. peer,
  459. ast_entry, flags);
  460. }
  461. qdf_spin_unlock_bh(&soc->ast_lock);
  462. return status;
  463. }
  464. /*
  465. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  466. * @soc_handle: Datapath SOC handle
  467. * @wds_macaddr: WDS entry MAC Address
  468. * Return: None
  469. */
  470. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  471. uint8_t *wds_macaddr, void *vdev_handle)
  472. {
  473. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  474. struct dp_ast_entry *ast_entry = NULL;
  475. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  476. qdf_spin_lock_bh(&soc->ast_lock);
  477. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  478. vdev->pdev->pdev_id);
  479. if (ast_entry) {
  480. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  481. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF) &&
  482. (ast_entry->type != CDP_TXRX_AST_TYPE_STA_BSS)) {
  483. ast_entry->is_active = TRUE;
  484. }
  485. }
  486. qdf_spin_unlock_bh(&soc->ast_lock);
  487. }
  488. /*
  489. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  490. * @soc: Datapath SOC handle
  491. *
  492. * Return: None
  493. */
  494. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  495. void *vdev_hdl)
  496. {
  497. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  498. struct dp_pdev *pdev;
  499. struct dp_vdev *vdev;
  500. struct dp_peer *peer;
  501. struct dp_ast_entry *ase, *temp_ase;
  502. int i;
  503. qdf_spin_lock_bh(&soc->ast_lock);
  504. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  505. pdev = soc->pdev_list[i];
  506. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  507. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  508. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  509. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  510. if ((ase->type ==
  511. CDP_TXRX_AST_TYPE_STATIC) ||
  512. (ase->type ==
  513. CDP_TXRX_AST_TYPE_SELF) ||
  514. (ase->type ==
  515. CDP_TXRX_AST_TYPE_STA_BSS))
  516. continue;
  517. ase->is_active = TRUE;
  518. }
  519. }
  520. }
  521. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  522. }
  523. qdf_spin_unlock_bh(&soc->ast_lock);
  524. }
  525. /*
  526. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  527. * @soc: Datapath SOC handle
  528. *
  529. * Return: None
  530. */
  531. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  532. {
  533. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  534. struct dp_pdev *pdev;
  535. struct dp_vdev *vdev;
  536. struct dp_peer *peer;
  537. struct dp_ast_entry *ase, *temp_ase;
  538. int i;
  539. qdf_spin_lock_bh(&soc->ast_lock);
  540. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  541. pdev = soc->pdev_list[i];
  542. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  543. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  544. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  545. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  546. if ((ase->type ==
  547. CDP_TXRX_AST_TYPE_STATIC) ||
  548. (ase->type ==
  549. CDP_TXRX_AST_TYPE_SELF) ||
  550. (ase->type ==
  551. CDP_TXRX_AST_TYPE_STA_BSS))
  552. continue;
  553. dp_peer_del_ast(soc, ase);
  554. }
  555. }
  556. }
  557. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  558. }
  559. qdf_spin_unlock_bh(&soc->ast_lock);
  560. }
  561. static void *dp_peer_ast_hash_find_soc_wifi3(struct cdp_soc_t *soc_hdl,
  562. uint8_t *ast_mac_addr)
  563. {
  564. struct dp_ast_entry *ast_entry;
  565. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  566. qdf_spin_lock_bh(&soc->ast_lock);
  567. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  568. qdf_spin_unlock_bh(&soc->ast_lock);
  569. return (void *)ast_entry;
  570. }
  571. static void *dp_peer_ast_hash_find_by_pdevid_wifi3(struct cdp_soc_t *soc_hdl,
  572. uint8_t *ast_mac_addr,
  573. uint8_t pdev_id)
  574. {
  575. struct dp_ast_entry *ast_entry;
  576. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  577. qdf_spin_lock_bh(&soc->ast_lock);
  578. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  579. qdf_spin_unlock_bh(&soc->ast_lock);
  580. return (void *)ast_entry;
  581. }
  582. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  583. void *ast_entry_hdl)
  584. {
  585. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  586. (struct dp_ast_entry *)ast_entry_hdl);
  587. }
  588. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  589. void *ast_entry_hdl)
  590. {
  591. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  592. (struct dp_ast_entry *)ast_entry_hdl);
  593. }
  594. static void dp_peer_ast_set_type_wifi3(
  595. struct cdp_soc_t *soc_hdl,
  596. void *ast_entry_hdl,
  597. enum cdp_txrx_ast_entry_type type)
  598. {
  599. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  600. (struct dp_ast_entry *)ast_entry_hdl,
  601. type);
  602. }
  603. static enum cdp_txrx_ast_entry_type dp_peer_ast_get_type_wifi3(
  604. struct cdp_soc_t *soc_hdl,
  605. void *ast_entry_hdl)
  606. {
  607. return ((struct dp_ast_entry *)ast_entry_hdl)->type;
  608. }
  609. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  610. void dp_peer_ast_set_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  611. void *ast_entry,
  612. void *cp_ctx)
  613. {
  614. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  615. qdf_spin_lock_bh(&soc->ast_lock);
  616. dp_peer_ast_set_cp_ctx(soc,
  617. (struct dp_ast_entry *)ast_entry, cp_ctx);
  618. qdf_spin_unlock_bh(&soc->ast_lock);
  619. }
  620. void *dp_peer_ast_get_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  621. void *ast_entry)
  622. {
  623. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  624. void *cp_ctx = NULL;
  625. qdf_spin_lock_bh(&soc->ast_lock);
  626. cp_ctx = dp_peer_ast_get_cp_ctx(soc,
  627. (struct dp_ast_entry *)ast_entry);
  628. qdf_spin_unlock_bh(&soc->ast_lock);
  629. return cp_ctx;
  630. }
  631. bool dp_peer_ast_get_wmi_sent_wifi3(struct cdp_soc_t *soc_handle,
  632. void *ast_entry)
  633. {
  634. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  635. bool wmi_sent = false;
  636. qdf_spin_lock_bh(&soc->ast_lock);
  637. wmi_sent = dp_peer_ast_get_wmi_sent(soc,
  638. (struct dp_ast_entry *)ast_entry);
  639. qdf_spin_unlock_bh(&soc->ast_lock);
  640. return wmi_sent;
  641. }
  642. void dp_peer_ast_free_entry_wifi3(struct cdp_soc_t *soc_handle,
  643. void *ast_entry)
  644. {
  645. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  646. qdf_spin_lock_bh(&soc->ast_lock);
  647. dp_peer_ast_free_entry(soc, (struct dp_ast_entry *)ast_entry);
  648. qdf_spin_unlock_bh(&soc->ast_lock);
  649. }
  650. #endif
  651. static struct cdp_peer *dp_peer_ast_get_peer_wifi3(
  652. struct cdp_soc_t *soc_hdl,
  653. void *ast_entry_hdl)
  654. {
  655. return (struct cdp_peer *)((struct dp_ast_entry *)ast_entry_hdl)->peer;
  656. }
  657. static uint32_t dp_peer_ast_get_nexhop_peer_id_wifi3(
  658. struct cdp_soc_t *soc_hdl,
  659. void *ast_entry_hdl)
  660. {
  661. return ((struct dp_ast_entry *)ast_entry_hdl)->peer->peer_ids[0];
  662. }
  663. /**
  664. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  665. * @ring_num: ring num of the ring being queried
  666. * @grp_mask: the grp_mask array for the ring type in question.
  667. *
  668. * The grp_mask array is indexed by group number and the bit fields correspond
  669. * to ring numbers. We are finding which interrupt group a ring belongs to.
  670. *
  671. * Return: the index in the grp_mask array with the ring number.
  672. * -QDF_STATUS_E_NOENT if no entry is found
  673. */
  674. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  675. {
  676. int ext_group_num;
  677. int mask = 1 << ring_num;
  678. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  679. ext_group_num++) {
  680. if (mask & grp_mask[ext_group_num])
  681. return ext_group_num;
  682. }
  683. return -QDF_STATUS_E_NOENT;
  684. }
  685. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  686. enum hal_ring_type ring_type,
  687. int ring_num)
  688. {
  689. int *grp_mask;
  690. switch (ring_type) {
  691. case WBM2SW_RELEASE:
  692. /* dp_tx_comp_handler - soc->tx_comp_ring */
  693. if (ring_num < 3)
  694. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  695. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  696. else if (ring_num == 3) {
  697. /* sw treats this as a separate ring type */
  698. grp_mask = &soc->wlan_cfg_ctx->
  699. int_rx_wbm_rel_ring_mask[0];
  700. ring_num = 0;
  701. } else {
  702. qdf_assert(0);
  703. return -QDF_STATUS_E_NOENT;
  704. }
  705. break;
  706. case REO_EXCEPTION:
  707. /* dp_rx_err_process - &soc->reo_exception_ring */
  708. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  709. break;
  710. case REO_DST:
  711. /* dp_rx_process - soc->reo_dest_ring */
  712. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  713. break;
  714. case REO_STATUS:
  715. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  716. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  717. break;
  718. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  719. case RXDMA_MONITOR_STATUS:
  720. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  721. case RXDMA_MONITOR_DST:
  722. /* dp_mon_process */
  723. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  724. break;
  725. case RXDMA_DST:
  726. /* dp_rxdma_err_process */
  727. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  728. break;
  729. case RXDMA_BUF:
  730. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  731. break;
  732. case RXDMA_MONITOR_BUF:
  733. /* TODO: support low_thresh interrupt */
  734. return -QDF_STATUS_E_NOENT;
  735. break;
  736. case TCL_DATA:
  737. case TCL_CMD:
  738. case REO_CMD:
  739. case SW2WBM_RELEASE:
  740. case WBM_IDLE_LINK:
  741. /* normally empty SW_TO_HW rings */
  742. return -QDF_STATUS_E_NOENT;
  743. break;
  744. case TCL_STATUS:
  745. case REO_REINJECT:
  746. /* misc unused rings */
  747. return -QDF_STATUS_E_NOENT;
  748. break;
  749. case CE_SRC:
  750. case CE_DST:
  751. case CE_DST_STATUS:
  752. /* CE_rings - currently handled by hif */
  753. default:
  754. return -QDF_STATUS_E_NOENT;
  755. break;
  756. }
  757. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  758. }
  759. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  760. *ring_params, int ring_type, int ring_num)
  761. {
  762. int msi_group_number;
  763. int msi_data_count;
  764. int ret;
  765. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  766. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  767. &msi_data_count, &msi_data_start,
  768. &msi_irq_start);
  769. if (ret)
  770. return;
  771. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  772. ring_num);
  773. if (msi_group_number < 0) {
  774. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  775. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  776. ring_type, ring_num);
  777. ring_params->msi_addr = 0;
  778. ring_params->msi_data = 0;
  779. return;
  780. }
  781. if (msi_group_number > msi_data_count) {
  782. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  783. FL("2 msi_groups will share an msi; msi_group_num %d"),
  784. msi_group_number);
  785. QDF_ASSERT(0);
  786. }
  787. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  788. ring_params->msi_addr = addr_low;
  789. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  790. ring_params->msi_data = (msi_group_number % msi_data_count)
  791. + msi_data_start;
  792. ring_params->flags |= HAL_SRNG_MSI_INTR;
  793. }
  794. /**
  795. * dp_print_ast_stats() - Dump AST table contents
  796. * @soc: Datapath soc handle
  797. *
  798. * return void
  799. */
  800. #ifdef FEATURE_AST
  801. static void dp_print_ast_stats(struct dp_soc *soc)
  802. {
  803. uint8_t i;
  804. uint8_t num_entries = 0;
  805. struct dp_vdev *vdev;
  806. struct dp_pdev *pdev;
  807. struct dp_peer *peer;
  808. struct dp_ast_entry *ase, *tmp_ase;
  809. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  810. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  811. "DA", "HMWDS_SEC"};
  812. DP_PRINT_STATS("AST Stats:");
  813. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  814. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  815. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  816. DP_PRINT_STATS("AST Table:");
  817. qdf_spin_lock_bh(&soc->ast_lock);
  818. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  819. pdev = soc->pdev_list[i];
  820. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  821. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  822. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  823. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  824. DP_PRINT_STATS("%6d mac_addr = %pM"
  825. " peer_mac_addr = %pM"
  826. " type = %s"
  827. " next_hop = %d"
  828. " is_active = %d"
  829. " is_bss = %d"
  830. " ast_idx = %d"
  831. " ast_hash = %d"
  832. " pdev_id = %d"
  833. " vdev_id = %d"
  834. " wmi_sent = %d",
  835. ++num_entries,
  836. ase->mac_addr.raw,
  837. ase->peer->mac_addr.raw,
  838. type[ase->type],
  839. ase->next_hop,
  840. ase->is_active,
  841. ase->is_bss,
  842. ase->ast_idx,
  843. ase->ast_hash_value,
  844. ase->pdev_id,
  845. ase->vdev_id,
  846. ase->wmi_sent);
  847. }
  848. }
  849. }
  850. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  851. }
  852. qdf_spin_unlock_bh(&soc->ast_lock);
  853. }
  854. #else
  855. static void dp_print_ast_stats(struct dp_soc *soc)
  856. {
  857. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  858. return;
  859. }
  860. #endif
  861. static void dp_print_peer_table(struct dp_vdev *vdev)
  862. {
  863. struct dp_peer *peer = NULL;
  864. DP_PRINT_STATS("Dumping Peer Table Stats:");
  865. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  866. if (!peer) {
  867. DP_PRINT_STATS("Invalid Peer");
  868. return;
  869. }
  870. DP_PRINT_STATS(" peer_mac_addr = %pM"
  871. " nawds_enabled = %d"
  872. " bss_peer = %d"
  873. " wapi = %d"
  874. " wds_enabled = %d"
  875. " delete in progress = %d",
  876. peer->mac_addr.raw,
  877. peer->nawds_enabled,
  878. peer->bss_peer,
  879. peer->wapi,
  880. peer->wds_enabled,
  881. peer->delete_in_progress);
  882. }
  883. }
  884. /*
  885. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  886. */
  887. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  888. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  889. {
  890. void *hal_soc = soc->hal_soc;
  891. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  892. /* TODO: See if we should get align size from hal */
  893. uint32_t ring_base_align = 8;
  894. struct hal_srng_params ring_params;
  895. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  896. /* TODO: Currently hal layer takes care of endianness related settings.
  897. * See if these settings need to passed from DP layer
  898. */
  899. ring_params.flags = 0;
  900. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  901. srng->hal_srng = NULL;
  902. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  903. srng->num_entries = num_entries;
  904. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  905. soc->osdev, soc->osdev->dev, srng->alloc_size,
  906. &(srng->base_paddr_unaligned));
  907. if (!srng->base_vaddr_unaligned) {
  908. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  909. FL("alloc failed - ring_type: %d, ring_num %d"),
  910. ring_type, ring_num);
  911. return QDF_STATUS_E_NOMEM;
  912. }
  913. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  914. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  915. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  916. ((unsigned long)(ring_params.ring_base_vaddr) -
  917. (unsigned long)srng->base_vaddr_unaligned);
  918. ring_params.num_entries = num_entries;
  919. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  920. FL("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u"),
  921. ring_type, ring_num, (void *)ring_params.ring_base_vaddr,
  922. (void *)ring_params.ring_base_paddr, ring_params.num_entries);
  923. if (soc->intr_mode == DP_INTR_MSI) {
  924. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  925. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  926. FL("Using MSI for ring_type: %d, ring_num %d"),
  927. ring_type, ring_num);
  928. } else {
  929. ring_params.msi_data = 0;
  930. ring_params.msi_addr = 0;
  931. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  932. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  933. ring_type, ring_num);
  934. }
  935. /*
  936. * Setup interrupt timer and batch counter thresholds for
  937. * interrupt mitigation based on ring type
  938. */
  939. if (ring_type == REO_DST) {
  940. ring_params.intr_timer_thres_us =
  941. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  942. ring_params.intr_batch_cntr_thres_entries =
  943. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  944. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  945. ring_params.intr_timer_thres_us =
  946. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  947. ring_params.intr_batch_cntr_thres_entries =
  948. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  949. } else {
  950. ring_params.intr_timer_thres_us =
  951. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  952. ring_params.intr_batch_cntr_thres_entries =
  953. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  954. }
  955. /* Enable low threshold interrupts for rx buffer rings (regular and
  956. * monitor buffer rings.
  957. * TODO: See if this is required for any other ring
  958. */
  959. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  960. (ring_type == RXDMA_MONITOR_STATUS)) {
  961. /* TODO: Setting low threshold to 1/8th of ring size
  962. * see if this needs to be configurable
  963. */
  964. ring_params.low_threshold = num_entries >> 3;
  965. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  966. ring_params.intr_timer_thres_us =
  967. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  968. ring_params.intr_batch_cntr_thres_entries = 0;
  969. }
  970. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  971. mac_id, &ring_params);
  972. if (!srng->hal_srng) {
  973. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  974. srng->alloc_size,
  975. srng->base_vaddr_unaligned,
  976. srng->base_paddr_unaligned, 0);
  977. }
  978. return 0;
  979. }
  980. /**
  981. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  982. * Any buffers allocated and attached to ring entries are expected to be freed
  983. * before calling this function.
  984. */
  985. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  986. int ring_type, int ring_num)
  987. {
  988. if (!srng->hal_srng) {
  989. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  990. FL("Ring type: %d, num:%d not setup"),
  991. ring_type, ring_num);
  992. return;
  993. }
  994. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  995. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  996. srng->alloc_size,
  997. srng->base_vaddr_unaligned,
  998. srng->base_paddr_unaligned, 0);
  999. srng->hal_srng = NULL;
  1000. }
  1001. /* TODO: Need this interface from HIF */
  1002. void *hif_get_hal_handle(void *hif_handle);
  1003. /*
  1004. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1005. * @dp_ctx: DP SOC handle
  1006. * @budget: Number of frames/descriptors that can be processed in one shot
  1007. *
  1008. * Return: remaining budget/quota for the soc device
  1009. */
  1010. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1011. {
  1012. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1013. struct dp_soc *soc = int_ctx->soc;
  1014. int ring = 0;
  1015. uint32_t work_done = 0;
  1016. int budget = dp_budget;
  1017. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1018. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1019. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1020. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1021. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1022. uint32_t remaining_quota = dp_budget;
  1023. struct dp_pdev *pdev = NULL;
  1024. int mac_id;
  1025. /* Process Tx completion interrupts first to return back buffers */
  1026. while (tx_mask) {
  1027. if (tx_mask & 0x1) {
  1028. work_done = dp_tx_comp_handler(soc,
  1029. soc->tx_comp_ring[ring].hal_srng,
  1030. remaining_quota);
  1031. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1032. "tx mask 0x%x ring %d, budget %d, work_done %d",
  1033. tx_mask, ring, budget, work_done);
  1034. budget -= work_done;
  1035. if (budget <= 0)
  1036. goto budget_done;
  1037. remaining_quota = budget;
  1038. }
  1039. tx_mask = tx_mask >> 1;
  1040. ring++;
  1041. }
  1042. /* Process REO Exception ring interrupt */
  1043. if (rx_err_mask) {
  1044. work_done = dp_rx_err_process(soc,
  1045. soc->reo_exception_ring.hal_srng,
  1046. remaining_quota);
  1047. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1048. "REO Exception Ring: work_done %d budget %d",
  1049. work_done, budget);
  1050. budget -= work_done;
  1051. if (budget <= 0) {
  1052. goto budget_done;
  1053. }
  1054. remaining_quota = budget;
  1055. }
  1056. /* Process Rx WBM release ring interrupt */
  1057. if (rx_wbm_rel_mask) {
  1058. work_done = dp_rx_wbm_err_process(soc,
  1059. soc->rx_rel_ring.hal_srng, remaining_quota);
  1060. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1061. "WBM Release Ring: work_done %d budget %d",
  1062. work_done, budget);
  1063. budget -= work_done;
  1064. if (budget <= 0) {
  1065. goto budget_done;
  1066. }
  1067. remaining_quota = budget;
  1068. }
  1069. /* Process Rx interrupts */
  1070. if (rx_mask) {
  1071. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1072. if (rx_mask & (1 << ring)) {
  1073. work_done = dp_rx_process(int_ctx,
  1074. soc->reo_dest_ring[ring].hal_srng,
  1075. ring,
  1076. remaining_quota);
  1077. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1078. "rx mask 0x%x ring %d, work_done %d budget %d",
  1079. rx_mask, ring, work_done, budget);
  1080. budget -= work_done;
  1081. if (budget <= 0)
  1082. goto budget_done;
  1083. remaining_quota = budget;
  1084. }
  1085. }
  1086. }
  1087. if (reo_status_mask)
  1088. dp_reo_status_ring_handler(soc);
  1089. /* Process LMAC interrupts */
  1090. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1091. pdev = soc->pdev_list[ring];
  1092. if (pdev == NULL)
  1093. continue;
  1094. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1095. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1096. pdev->pdev_id);
  1097. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1098. work_done = dp_mon_process(soc, mac_for_pdev,
  1099. remaining_quota);
  1100. budget -= work_done;
  1101. if (budget <= 0)
  1102. goto budget_done;
  1103. remaining_quota = budget;
  1104. }
  1105. if (int_ctx->rxdma2host_ring_mask &
  1106. (1 << mac_for_pdev)) {
  1107. work_done = dp_rxdma_err_process(soc,
  1108. mac_for_pdev,
  1109. remaining_quota);
  1110. budget -= work_done;
  1111. if (budget <= 0)
  1112. goto budget_done;
  1113. remaining_quota = budget;
  1114. }
  1115. if (int_ctx->host2rxdma_ring_mask &
  1116. (1 << mac_for_pdev)) {
  1117. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1118. union dp_rx_desc_list_elem_t *tail = NULL;
  1119. struct dp_srng *rx_refill_buf_ring =
  1120. &pdev->rx_refill_buf_ring;
  1121. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1122. 1);
  1123. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1124. rx_refill_buf_ring,
  1125. &soc->rx_desc_buf[mac_for_pdev], 0,
  1126. &desc_list, &tail);
  1127. }
  1128. }
  1129. }
  1130. qdf_lro_flush(int_ctx->lro_ctx);
  1131. budget_done:
  1132. return dp_budget - budget;
  1133. }
  1134. /* dp_interrupt_timer()- timer poll for interrupts
  1135. *
  1136. * @arg: SoC Handle
  1137. *
  1138. * Return:
  1139. *
  1140. */
  1141. static void dp_interrupt_timer(void *arg)
  1142. {
  1143. struct dp_soc *soc = (struct dp_soc *) arg;
  1144. int i;
  1145. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1146. for (i = 0;
  1147. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1148. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1149. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1150. }
  1151. }
  1152. /*
  1153. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1154. * @txrx_soc: DP SOC handle
  1155. *
  1156. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1157. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1158. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1159. *
  1160. * Return: 0 for success, nonzero for failure.
  1161. */
  1162. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1163. {
  1164. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1165. int i;
  1166. soc->intr_mode = DP_INTR_POLL;
  1167. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1168. soc->intr_ctx[i].dp_intr_id = i;
  1169. soc->intr_ctx[i].tx_ring_mask =
  1170. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1171. soc->intr_ctx[i].rx_ring_mask =
  1172. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1173. soc->intr_ctx[i].rx_mon_ring_mask =
  1174. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1175. soc->intr_ctx[i].rx_err_ring_mask =
  1176. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1177. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1178. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1179. soc->intr_ctx[i].reo_status_ring_mask =
  1180. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1181. soc->intr_ctx[i].rxdma2host_ring_mask =
  1182. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1183. soc->intr_ctx[i].soc = soc;
  1184. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1185. }
  1186. qdf_timer_init(soc->osdev, &soc->int_timer,
  1187. dp_interrupt_timer, (void *)soc,
  1188. QDF_TIMER_TYPE_WAKE_APPS);
  1189. return QDF_STATUS_SUCCESS;
  1190. }
  1191. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1192. #if defined(CONFIG_MCL)
  1193. /*
  1194. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1195. * @txrx_soc: DP SOC handle
  1196. *
  1197. * Call the appropriate attach function based on the mode of operation.
  1198. * This is a WAR for enabling monitor mode.
  1199. *
  1200. * Return: 0 for success. nonzero for failure.
  1201. */
  1202. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1203. {
  1204. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1205. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1206. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1207. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1208. "%s: Poll mode", __func__);
  1209. return dp_soc_attach_poll(txrx_soc);
  1210. } else {
  1211. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1212. "%s: Interrupt mode", __func__);
  1213. return dp_soc_interrupt_attach(txrx_soc);
  1214. }
  1215. }
  1216. #else
  1217. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1218. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1219. {
  1220. return dp_soc_attach_poll(txrx_soc);
  1221. }
  1222. #else
  1223. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1224. {
  1225. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1226. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1227. return dp_soc_attach_poll(txrx_soc);
  1228. else
  1229. return dp_soc_interrupt_attach(txrx_soc);
  1230. }
  1231. #endif
  1232. #endif
  1233. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1234. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1235. {
  1236. int j;
  1237. int num_irq = 0;
  1238. int tx_mask =
  1239. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1240. int rx_mask =
  1241. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1242. int rx_mon_mask =
  1243. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1244. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1245. soc->wlan_cfg_ctx, intr_ctx_num);
  1246. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1247. soc->wlan_cfg_ctx, intr_ctx_num);
  1248. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1249. soc->wlan_cfg_ctx, intr_ctx_num);
  1250. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1251. soc->wlan_cfg_ctx, intr_ctx_num);
  1252. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1253. soc->wlan_cfg_ctx, intr_ctx_num);
  1254. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1255. if (tx_mask & (1 << j)) {
  1256. irq_id_map[num_irq++] =
  1257. (wbm2host_tx_completions_ring1 - j);
  1258. }
  1259. if (rx_mask & (1 << j)) {
  1260. irq_id_map[num_irq++] =
  1261. (reo2host_destination_ring1 - j);
  1262. }
  1263. if (rxdma2host_ring_mask & (1 << j)) {
  1264. irq_id_map[num_irq++] =
  1265. rxdma2host_destination_ring_mac1 -
  1266. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1267. }
  1268. if (host2rxdma_ring_mask & (1 << j)) {
  1269. irq_id_map[num_irq++] =
  1270. host2rxdma_host_buf_ring_mac1 -
  1271. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1272. }
  1273. if (rx_mon_mask & (1 << j)) {
  1274. irq_id_map[num_irq++] =
  1275. ppdu_end_interrupts_mac1 -
  1276. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1277. irq_id_map[num_irq++] =
  1278. rxdma2host_monitor_status_ring_mac1 -
  1279. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1280. }
  1281. if (rx_wbm_rel_ring_mask & (1 << j))
  1282. irq_id_map[num_irq++] = wbm2host_rx_release;
  1283. if (rx_err_ring_mask & (1 << j))
  1284. irq_id_map[num_irq++] = reo2host_exception;
  1285. if (reo_status_ring_mask & (1 << j))
  1286. irq_id_map[num_irq++] = reo2host_status;
  1287. }
  1288. *num_irq_r = num_irq;
  1289. }
  1290. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1291. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1292. int msi_vector_count, int msi_vector_start)
  1293. {
  1294. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1295. soc->wlan_cfg_ctx, intr_ctx_num);
  1296. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1297. soc->wlan_cfg_ctx, intr_ctx_num);
  1298. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1299. soc->wlan_cfg_ctx, intr_ctx_num);
  1300. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1301. soc->wlan_cfg_ctx, intr_ctx_num);
  1302. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1303. soc->wlan_cfg_ctx, intr_ctx_num);
  1304. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1305. soc->wlan_cfg_ctx, intr_ctx_num);
  1306. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1307. soc->wlan_cfg_ctx, intr_ctx_num);
  1308. unsigned int vector =
  1309. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1310. int num_irq = 0;
  1311. soc->intr_mode = DP_INTR_MSI;
  1312. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1313. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1314. irq_id_map[num_irq++] =
  1315. pld_get_msi_irq(soc->osdev->dev, vector);
  1316. *num_irq_r = num_irq;
  1317. }
  1318. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1319. int *irq_id_map, int *num_irq)
  1320. {
  1321. int msi_vector_count, ret;
  1322. uint32_t msi_base_data, msi_vector_start;
  1323. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1324. &msi_vector_count,
  1325. &msi_base_data,
  1326. &msi_vector_start);
  1327. if (ret)
  1328. return dp_soc_interrupt_map_calculate_integrated(soc,
  1329. intr_ctx_num, irq_id_map, num_irq);
  1330. else
  1331. dp_soc_interrupt_map_calculate_msi(soc,
  1332. intr_ctx_num, irq_id_map, num_irq,
  1333. msi_vector_count, msi_vector_start);
  1334. }
  1335. /*
  1336. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1337. * @txrx_soc: DP SOC handle
  1338. *
  1339. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1340. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1341. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1342. *
  1343. * Return: 0 for success. nonzero for failure.
  1344. */
  1345. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1346. {
  1347. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1348. int i = 0;
  1349. int num_irq = 0;
  1350. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1351. int ret = 0;
  1352. /* Map of IRQ ids registered with one interrupt context */
  1353. int irq_id_map[HIF_MAX_GRP_IRQ];
  1354. int tx_mask =
  1355. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1356. int rx_mask =
  1357. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1358. int rx_mon_mask =
  1359. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1360. int rx_err_ring_mask =
  1361. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1362. int rx_wbm_rel_ring_mask =
  1363. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1364. int reo_status_ring_mask =
  1365. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1366. int rxdma2host_ring_mask =
  1367. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1368. int host2rxdma_ring_mask =
  1369. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1370. soc->intr_ctx[i].dp_intr_id = i;
  1371. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1372. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1373. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1374. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1375. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1376. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1377. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1378. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1379. soc->intr_ctx[i].soc = soc;
  1380. num_irq = 0;
  1381. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1382. &num_irq);
  1383. ret = hif_register_ext_group(soc->hif_handle,
  1384. num_irq, irq_id_map, dp_service_srngs,
  1385. &soc->intr_ctx[i], "dp_intr",
  1386. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1387. if (ret) {
  1388. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1389. FL("failed, ret = %d"), ret);
  1390. return QDF_STATUS_E_FAILURE;
  1391. }
  1392. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1393. }
  1394. hif_configure_ext_group_interrupts(soc->hif_handle);
  1395. return QDF_STATUS_SUCCESS;
  1396. }
  1397. /*
  1398. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1399. * @txrx_soc: DP SOC handle
  1400. *
  1401. * Return: void
  1402. */
  1403. static void dp_soc_interrupt_detach(void *txrx_soc)
  1404. {
  1405. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1406. int i;
  1407. if (soc->intr_mode == DP_INTR_POLL) {
  1408. qdf_timer_stop(&soc->int_timer);
  1409. qdf_timer_free(&soc->int_timer);
  1410. } else {
  1411. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1412. }
  1413. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1414. soc->intr_ctx[i].tx_ring_mask = 0;
  1415. soc->intr_ctx[i].rx_ring_mask = 0;
  1416. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1417. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1418. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1419. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1420. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1421. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1422. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1423. }
  1424. }
  1425. #define AVG_MAX_MPDUS_PER_TID 128
  1426. #define AVG_TIDS_PER_CLIENT 2
  1427. #define AVG_FLOWS_PER_TID 2
  1428. #define AVG_MSDUS_PER_FLOW 128
  1429. #define AVG_MSDUS_PER_MPDU 4
  1430. /*
  1431. * Allocate and setup link descriptor pool that will be used by HW for
  1432. * various link and queue descriptors and managed by WBM
  1433. */
  1434. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1435. {
  1436. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1437. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1438. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1439. uint32_t num_mpdus_per_link_desc =
  1440. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1441. uint32_t num_msdus_per_link_desc =
  1442. hal_num_msdus_per_link_desc(soc->hal_soc);
  1443. uint32_t num_mpdu_links_per_queue_desc =
  1444. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1445. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1446. uint32_t total_link_descs, total_mem_size;
  1447. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1448. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1449. uint32_t num_link_desc_banks;
  1450. uint32_t last_bank_size = 0;
  1451. uint32_t entry_size, num_entries;
  1452. int i;
  1453. uint32_t desc_id = 0;
  1454. /* Only Tx queue descriptors are allocated from common link descriptor
  1455. * pool Rx queue descriptors are not included in this because (REO queue
  1456. * extension descriptors) they are expected to be allocated contiguously
  1457. * with REO queue descriptors
  1458. */
  1459. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1460. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1461. num_mpdu_queue_descs = num_mpdu_link_descs /
  1462. num_mpdu_links_per_queue_desc;
  1463. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1464. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1465. num_msdus_per_link_desc;
  1466. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1467. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1468. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1469. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1470. /* Round up to power of 2 */
  1471. total_link_descs = 1;
  1472. while (total_link_descs < num_entries)
  1473. total_link_descs <<= 1;
  1474. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1475. FL("total_link_descs: %u, link_desc_size: %d"),
  1476. total_link_descs, link_desc_size);
  1477. total_mem_size = total_link_descs * link_desc_size;
  1478. total_mem_size += link_desc_align;
  1479. if (total_mem_size <= max_alloc_size) {
  1480. num_link_desc_banks = 0;
  1481. last_bank_size = total_mem_size;
  1482. } else {
  1483. num_link_desc_banks = (total_mem_size) /
  1484. (max_alloc_size - link_desc_align);
  1485. last_bank_size = total_mem_size %
  1486. (max_alloc_size - link_desc_align);
  1487. }
  1488. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1489. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1490. total_mem_size, num_link_desc_banks);
  1491. for (i = 0; i < num_link_desc_banks; i++) {
  1492. soc->link_desc_banks[i].base_vaddr_unaligned =
  1493. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1494. max_alloc_size,
  1495. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1496. soc->link_desc_banks[i].size = max_alloc_size;
  1497. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1498. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1499. ((unsigned long)(
  1500. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1501. link_desc_align));
  1502. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1503. soc->link_desc_banks[i].base_paddr_unaligned) +
  1504. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1505. (unsigned long)(
  1506. soc->link_desc_banks[i].base_vaddr_unaligned));
  1507. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1508. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1509. FL("Link descriptor memory alloc failed"));
  1510. goto fail;
  1511. }
  1512. }
  1513. if (last_bank_size) {
  1514. /* Allocate last bank in case total memory required is not exact
  1515. * multiple of max_alloc_size
  1516. */
  1517. soc->link_desc_banks[i].base_vaddr_unaligned =
  1518. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1519. last_bank_size,
  1520. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1521. soc->link_desc_banks[i].size = last_bank_size;
  1522. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1523. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1524. ((unsigned long)(
  1525. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1526. link_desc_align));
  1527. soc->link_desc_banks[i].base_paddr =
  1528. (unsigned long)(
  1529. soc->link_desc_banks[i].base_paddr_unaligned) +
  1530. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1531. (unsigned long)(
  1532. soc->link_desc_banks[i].base_vaddr_unaligned));
  1533. }
  1534. /* Allocate and setup link descriptor idle list for HW internal use */
  1535. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1536. total_mem_size = entry_size * total_link_descs;
  1537. if (total_mem_size <= max_alloc_size) {
  1538. void *desc;
  1539. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1540. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1541. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1542. FL("Link desc idle ring setup failed"));
  1543. goto fail;
  1544. }
  1545. hal_srng_access_start_unlocked(soc->hal_soc,
  1546. soc->wbm_idle_link_ring.hal_srng);
  1547. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1548. soc->link_desc_banks[i].base_paddr; i++) {
  1549. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1550. ((unsigned long)(
  1551. soc->link_desc_banks[i].base_vaddr) -
  1552. (unsigned long)(
  1553. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1554. / link_desc_size;
  1555. unsigned long paddr = (unsigned long)(
  1556. soc->link_desc_banks[i].base_paddr);
  1557. while (num_entries && (desc = hal_srng_src_get_next(
  1558. soc->hal_soc,
  1559. soc->wbm_idle_link_ring.hal_srng))) {
  1560. hal_set_link_desc_addr(desc,
  1561. LINK_DESC_COOKIE(desc_id, i), paddr);
  1562. num_entries--;
  1563. desc_id++;
  1564. paddr += link_desc_size;
  1565. }
  1566. }
  1567. hal_srng_access_end_unlocked(soc->hal_soc,
  1568. soc->wbm_idle_link_ring.hal_srng);
  1569. } else {
  1570. uint32_t num_scatter_bufs;
  1571. uint32_t num_entries_per_buf;
  1572. uint32_t rem_entries;
  1573. uint8_t *scatter_buf_ptr;
  1574. uint16_t scatter_buf_num;
  1575. soc->wbm_idle_scatter_buf_size =
  1576. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1577. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1578. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1579. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1580. soc->hal_soc, total_mem_size,
  1581. soc->wbm_idle_scatter_buf_size);
  1582. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1583. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1584. FL("scatter bufs size out of bounds"));
  1585. goto fail;
  1586. }
  1587. for (i = 0; i < num_scatter_bufs; i++) {
  1588. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1589. qdf_mem_alloc_consistent(soc->osdev,
  1590. soc->osdev->dev,
  1591. soc->wbm_idle_scatter_buf_size,
  1592. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1593. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1594. QDF_TRACE(QDF_MODULE_ID_DP,
  1595. QDF_TRACE_LEVEL_ERROR,
  1596. FL("Scatter list memory alloc failed"));
  1597. goto fail;
  1598. }
  1599. }
  1600. /* Populate idle list scatter buffers with link descriptor
  1601. * pointers
  1602. */
  1603. scatter_buf_num = 0;
  1604. scatter_buf_ptr = (uint8_t *)(
  1605. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1606. rem_entries = num_entries_per_buf;
  1607. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1608. soc->link_desc_banks[i].base_paddr; i++) {
  1609. uint32_t num_link_descs =
  1610. (soc->link_desc_banks[i].size -
  1611. ((unsigned long)(
  1612. soc->link_desc_banks[i].base_vaddr) -
  1613. (unsigned long)(
  1614. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1615. / link_desc_size;
  1616. unsigned long paddr = (unsigned long)(
  1617. soc->link_desc_banks[i].base_paddr);
  1618. while (num_link_descs) {
  1619. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1620. LINK_DESC_COOKIE(desc_id, i), paddr);
  1621. num_link_descs--;
  1622. desc_id++;
  1623. paddr += link_desc_size;
  1624. rem_entries--;
  1625. if (rem_entries) {
  1626. scatter_buf_ptr += entry_size;
  1627. } else {
  1628. rem_entries = num_entries_per_buf;
  1629. scatter_buf_num++;
  1630. if (scatter_buf_num >= num_scatter_bufs)
  1631. break;
  1632. scatter_buf_ptr = (uint8_t *)(
  1633. soc->wbm_idle_scatter_buf_base_vaddr[
  1634. scatter_buf_num]);
  1635. }
  1636. }
  1637. }
  1638. /* Setup link descriptor idle list in HW */
  1639. hal_setup_link_idle_list(soc->hal_soc,
  1640. soc->wbm_idle_scatter_buf_base_paddr,
  1641. soc->wbm_idle_scatter_buf_base_vaddr,
  1642. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1643. (uint32_t)(scatter_buf_ptr -
  1644. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1645. scatter_buf_num-1])), total_link_descs);
  1646. }
  1647. return 0;
  1648. fail:
  1649. if (soc->wbm_idle_link_ring.hal_srng) {
  1650. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1651. WBM_IDLE_LINK, 0);
  1652. }
  1653. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1654. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1655. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1656. soc->wbm_idle_scatter_buf_size,
  1657. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1658. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1659. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1660. }
  1661. }
  1662. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1663. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1664. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1665. soc->link_desc_banks[i].size,
  1666. soc->link_desc_banks[i].base_vaddr_unaligned,
  1667. soc->link_desc_banks[i].base_paddr_unaligned,
  1668. 0);
  1669. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1670. }
  1671. }
  1672. return QDF_STATUS_E_FAILURE;
  1673. }
  1674. /*
  1675. * Free link descriptor pool that was setup HW
  1676. */
  1677. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1678. {
  1679. int i;
  1680. if (soc->wbm_idle_link_ring.hal_srng) {
  1681. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1682. WBM_IDLE_LINK, 0);
  1683. }
  1684. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1685. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1686. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1687. soc->wbm_idle_scatter_buf_size,
  1688. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1689. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1690. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1691. }
  1692. }
  1693. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1694. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1695. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1696. soc->link_desc_banks[i].size,
  1697. soc->link_desc_banks[i].base_vaddr_unaligned,
  1698. soc->link_desc_banks[i].base_paddr_unaligned,
  1699. 0);
  1700. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1701. }
  1702. }
  1703. }
  1704. #ifdef IPA_OFFLOAD
  1705. #define REO_DST_RING_SIZE_QCA6290 1023
  1706. #ifndef QCA_WIFI_QCA8074_VP
  1707. #define REO_DST_RING_SIZE_QCA8074 1023
  1708. #else
  1709. #define REO_DST_RING_SIZE_QCA8074 8
  1710. #endif /* QCA_WIFI_QCA8074_VP */
  1711. #else
  1712. #define REO_DST_RING_SIZE_QCA6290 1024
  1713. #ifndef QCA_WIFI_QCA8074_VP
  1714. #define REO_DST_RING_SIZE_QCA8074 2048
  1715. #else
  1716. #define REO_DST_RING_SIZE_QCA8074 8
  1717. #endif /* QCA_WIFI_QCA8074_VP */
  1718. #endif /* IPA_OFFLOAD */
  1719. /*
  1720. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1721. * @soc: Datapath SOC handle
  1722. *
  1723. * This is a timer function used to age out stale AST nodes from
  1724. * AST table
  1725. */
  1726. #ifdef FEATURE_WDS
  1727. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1728. {
  1729. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1730. struct dp_pdev *pdev;
  1731. struct dp_vdev *vdev;
  1732. struct dp_peer *peer;
  1733. struct dp_ast_entry *ase, *temp_ase;
  1734. int i;
  1735. qdf_spin_lock_bh(&soc->ast_lock);
  1736. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1737. pdev = soc->pdev_list[i];
  1738. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1739. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1740. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1741. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1742. /*
  1743. * Do not expire static ast entries
  1744. * and HM WDS entries
  1745. */
  1746. if (ase->type !=
  1747. CDP_TXRX_AST_TYPE_WDS &&
  1748. ase->type != CDP_TXRX_AST_TYPE_MEC)
  1749. continue;
  1750. if (ase->is_active) {
  1751. ase->is_active = FALSE;
  1752. continue;
  1753. }
  1754. DP_STATS_INC(soc, ast.aged_out, 1);
  1755. dp_peer_del_ast(soc, ase);
  1756. }
  1757. }
  1758. }
  1759. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1760. }
  1761. qdf_spin_unlock_bh(&soc->ast_lock);
  1762. if (qdf_atomic_read(&soc->cmn_init_done))
  1763. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1764. }
  1765. /*
  1766. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1767. * @soc: Datapath SOC handle
  1768. *
  1769. * Return: None
  1770. */
  1771. static void dp_soc_wds_attach(struct dp_soc *soc)
  1772. {
  1773. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1774. dp_wds_aging_timer_fn, (void *)soc,
  1775. QDF_TIMER_TYPE_WAKE_APPS);
  1776. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1777. }
  1778. /*
  1779. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1780. * @txrx_soc: DP SOC handle
  1781. *
  1782. * Return: None
  1783. */
  1784. static void dp_soc_wds_detach(struct dp_soc *soc)
  1785. {
  1786. qdf_timer_stop(&soc->wds_aging_timer);
  1787. qdf_timer_free(&soc->wds_aging_timer);
  1788. }
  1789. #else
  1790. static void dp_soc_wds_attach(struct dp_soc *soc)
  1791. {
  1792. }
  1793. static void dp_soc_wds_detach(struct dp_soc *soc)
  1794. {
  1795. }
  1796. #endif
  1797. /*
  1798. * dp_soc_reset_ring_map() - Reset cpu ring map
  1799. * @soc: Datapath soc handler
  1800. *
  1801. * This api resets the default cpu ring map
  1802. */
  1803. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1804. {
  1805. uint8_t i;
  1806. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1807. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1808. if (nss_config == 1) {
  1809. /*
  1810. * Setting Tx ring map for one nss offloaded radio
  1811. */
  1812. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1813. } else if (nss_config == 2) {
  1814. /*
  1815. * Setting Tx ring for two nss offloaded radios
  1816. */
  1817. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1818. } else {
  1819. /*
  1820. * Setting Tx ring map for all nss offloaded radios
  1821. */
  1822. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1823. }
  1824. }
  1825. }
  1826. /*
  1827. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1828. * @dp_soc - DP soc handle
  1829. * @ring_type - ring type
  1830. * @ring_num - ring_num
  1831. *
  1832. * return 0 or 1
  1833. */
  1834. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1835. {
  1836. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1837. uint8_t status = 0;
  1838. switch (ring_type) {
  1839. case WBM2SW_RELEASE:
  1840. case REO_DST:
  1841. case RXDMA_BUF:
  1842. status = ((nss_config) & (1 << ring_num));
  1843. break;
  1844. default:
  1845. break;
  1846. }
  1847. return status;
  1848. }
  1849. /*
  1850. * dp_soc_reset_intr_mask() - reset interrupt mask
  1851. * @dp_soc - DP Soc handle
  1852. *
  1853. * Return: Return void
  1854. */
  1855. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1856. {
  1857. uint8_t j;
  1858. int *grp_mask = NULL;
  1859. int group_number, mask, num_ring;
  1860. /* number of tx ring */
  1861. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1862. /*
  1863. * group mask for tx completion ring.
  1864. */
  1865. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1866. /* loop and reset the mask for only offloaded ring */
  1867. for (j = 0; j < num_ring; j++) {
  1868. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1869. continue;
  1870. }
  1871. /*
  1872. * Group number corresponding to tx offloaded ring.
  1873. */
  1874. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1875. if (group_number < 0) {
  1876. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1877. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1878. WBM2SW_RELEASE, j);
  1879. return;
  1880. }
  1881. /* reset the tx mask for offloaded ring */
  1882. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1883. mask &= (~(1 << j));
  1884. /*
  1885. * reset the interrupt mask for offloaded ring.
  1886. */
  1887. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1888. }
  1889. /* number of rx rings */
  1890. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1891. /*
  1892. * group mask for reo destination ring.
  1893. */
  1894. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1895. /* loop and reset the mask for only offloaded ring */
  1896. for (j = 0; j < num_ring; j++) {
  1897. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1898. continue;
  1899. }
  1900. /*
  1901. * Group number corresponding to rx offloaded ring.
  1902. */
  1903. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1904. if (group_number < 0) {
  1905. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1906. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1907. REO_DST, j);
  1908. return;
  1909. }
  1910. /* set the interrupt mask for offloaded ring */
  1911. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1912. mask &= (~(1 << j));
  1913. /*
  1914. * set the interrupt mask to zero for rx offloaded radio.
  1915. */
  1916. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1917. }
  1918. /*
  1919. * group mask for Rx buffer refill ring
  1920. */
  1921. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1922. /* loop and reset the mask for only offloaded ring */
  1923. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1924. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1925. continue;
  1926. }
  1927. /*
  1928. * Group number corresponding to rx offloaded ring.
  1929. */
  1930. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1931. if (group_number < 0) {
  1932. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1933. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1934. REO_DST, j);
  1935. return;
  1936. }
  1937. /* set the interrupt mask for offloaded ring */
  1938. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1939. group_number);
  1940. mask &= (~(1 << j));
  1941. /*
  1942. * set the interrupt mask to zero for rx offloaded radio.
  1943. */
  1944. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1945. group_number, mask);
  1946. }
  1947. }
  1948. #ifdef IPA_OFFLOAD
  1949. /**
  1950. * dp_reo_remap_config() - configure reo remap register value based
  1951. * nss configuration.
  1952. * based on offload_radio value below remap configuration
  1953. * get applied.
  1954. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1955. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1956. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1957. * 3 - both Radios handled by NSS (remap not required)
  1958. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1959. *
  1960. * @remap1: output parameter indicates reo remap 1 register value
  1961. * @remap2: output parameter indicates reo remap 2 register value
  1962. * Return: bool type, true if remap is configured else false.
  1963. */
  1964. static bool dp_reo_remap_config(struct dp_soc *soc,
  1965. uint32_t *remap1,
  1966. uint32_t *remap2)
  1967. {
  1968. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  1969. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  1970. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  1971. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  1972. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  1973. return true;
  1974. }
  1975. #else
  1976. static bool dp_reo_remap_config(struct dp_soc *soc,
  1977. uint32_t *remap1,
  1978. uint32_t *remap2)
  1979. {
  1980. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1981. switch (offload_radio) {
  1982. case 0:
  1983. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1984. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1985. (0x3 << 18) | (0x4 << 21)) << 8;
  1986. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1987. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1988. (0x3 << 18) | (0x4 << 21)) << 8;
  1989. break;
  1990. case 1:
  1991. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  1992. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  1993. (0x2 << 18) | (0x3 << 21)) << 8;
  1994. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  1995. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  1996. (0x4 << 18) | (0x2 << 21)) << 8;
  1997. break;
  1998. case 2:
  1999. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2000. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2001. (0x1 << 18) | (0x3 << 21)) << 8;
  2002. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2003. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2004. (0x4 << 18) | (0x1 << 21)) << 8;
  2005. break;
  2006. case 3:
  2007. /* return false if both radios are offloaded to NSS */
  2008. return false;
  2009. }
  2010. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2011. *remap1, *remap2, offload_radio);
  2012. return true;
  2013. }
  2014. #endif
  2015. /*
  2016. * dp_reo_frag_dst_set() - configure reo register to set the
  2017. * fragment destination ring
  2018. * @soc : Datapath soc
  2019. * @frag_dst_ring : output parameter to set fragment destination ring
  2020. *
  2021. * Based on offload_radio below fragment destination rings is selected
  2022. * 0 - TCL
  2023. * 1 - SW1
  2024. * 2 - SW2
  2025. * 3 - SW3
  2026. * 4 - SW4
  2027. * 5 - Release
  2028. * 6 - FW
  2029. * 7 - alternate select
  2030. *
  2031. * return: void
  2032. */
  2033. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2034. {
  2035. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2036. switch (offload_radio) {
  2037. case 0:
  2038. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2039. break;
  2040. case 3:
  2041. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2042. break;
  2043. default:
  2044. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2045. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2046. break;
  2047. }
  2048. }
  2049. /*
  2050. * dp_soc_cmn_setup() - Common SoC level initializion
  2051. * @soc: Datapath SOC handle
  2052. *
  2053. * This is an internal function used to setup common SOC data structures,
  2054. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2055. */
  2056. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2057. {
  2058. int i;
  2059. struct hal_reo_params reo_params;
  2060. int tx_ring_size;
  2061. int tx_comp_ring_size;
  2062. int reo_dst_ring_size;
  2063. uint32_t entries;
  2064. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2065. if (qdf_atomic_read(&soc->cmn_init_done))
  2066. return 0;
  2067. if (dp_hw_link_desc_pool_setup(soc))
  2068. goto fail1;
  2069. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2070. /* Setup SRNG rings */
  2071. /* Common rings */
  2072. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2073. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2074. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2075. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2076. goto fail1;
  2077. }
  2078. soc->num_tcl_data_rings = 0;
  2079. /* Tx data rings */
  2080. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2081. soc->num_tcl_data_rings =
  2082. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2083. tx_comp_ring_size =
  2084. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2085. tx_ring_size =
  2086. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2087. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2088. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2089. TCL_DATA, i, 0, tx_ring_size)) {
  2090. QDF_TRACE(QDF_MODULE_ID_DP,
  2091. QDF_TRACE_LEVEL_ERROR,
  2092. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2093. goto fail1;
  2094. }
  2095. /*
  2096. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2097. * count
  2098. */
  2099. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2100. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2101. QDF_TRACE(QDF_MODULE_ID_DP,
  2102. QDF_TRACE_LEVEL_ERROR,
  2103. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2104. goto fail1;
  2105. }
  2106. }
  2107. } else {
  2108. /* This will be incremented during per pdev ring setup */
  2109. soc->num_tcl_data_rings = 0;
  2110. }
  2111. if (dp_tx_soc_attach(soc)) {
  2112. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2113. FL("dp_tx_soc_attach failed"));
  2114. goto fail1;
  2115. }
  2116. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2117. /* TCL command and status rings */
  2118. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2119. entries)) {
  2120. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2121. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2122. goto fail1;
  2123. }
  2124. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2125. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2126. entries)) {
  2127. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2128. FL("dp_srng_setup failed for tcl_status_ring"));
  2129. goto fail1;
  2130. }
  2131. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2132. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2133. * descriptors
  2134. */
  2135. /* Rx data rings */
  2136. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2137. soc->num_reo_dest_rings =
  2138. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2139. QDF_TRACE(QDF_MODULE_ID_DP,
  2140. QDF_TRACE_LEVEL_INFO,
  2141. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2142. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2143. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2144. i, 0, reo_dst_ring_size)) {
  2145. QDF_TRACE(QDF_MODULE_ID_DP,
  2146. QDF_TRACE_LEVEL_ERROR,
  2147. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2148. goto fail1;
  2149. }
  2150. }
  2151. } else {
  2152. /* This will be incremented during per pdev ring setup */
  2153. soc->num_reo_dest_rings = 0;
  2154. }
  2155. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2156. /* LMAC RxDMA to SW Rings configuration */
  2157. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2158. /* Only valid for MCL */
  2159. struct dp_pdev *pdev = soc->pdev_list[0];
  2160. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2161. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2162. RXDMA_DST, 0, i,
  2163. entries)) {
  2164. QDF_TRACE(QDF_MODULE_ID_DP,
  2165. QDF_TRACE_LEVEL_ERROR,
  2166. FL(RNG_ERR "rxdma_err_dst_ring"));
  2167. goto fail1;
  2168. }
  2169. }
  2170. }
  2171. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2172. /* REO reinjection ring */
  2173. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2174. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2175. entries)) {
  2176. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2177. FL("dp_srng_setup failed for reo_reinject_ring"));
  2178. goto fail1;
  2179. }
  2180. /* Rx release ring */
  2181. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2182. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2183. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2184. FL("dp_srng_setup failed for rx_rel_ring"));
  2185. goto fail1;
  2186. }
  2187. /* Rx exception ring */
  2188. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2189. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2190. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2191. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2192. FL("dp_srng_setup failed for reo_exception_ring"));
  2193. goto fail1;
  2194. }
  2195. /* REO command and status rings */
  2196. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2197. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2198. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2199. FL("dp_srng_setup failed for reo_cmd_ring"));
  2200. goto fail1;
  2201. }
  2202. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2203. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2204. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2205. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2206. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2207. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2208. FL("dp_srng_setup failed for reo_status_ring"));
  2209. goto fail1;
  2210. }
  2211. qdf_spinlock_create(&soc->ast_lock);
  2212. dp_soc_wds_attach(soc);
  2213. /* Reset the cpu ring map if radio is NSS offloaded */
  2214. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2215. dp_soc_reset_cpu_ring_map(soc);
  2216. dp_soc_reset_intr_mask(soc);
  2217. }
  2218. /* Setup HW REO */
  2219. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2220. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2221. /*
  2222. * Reo ring remap is not required if both radios
  2223. * are offloaded to NSS
  2224. */
  2225. if (!dp_reo_remap_config(soc,
  2226. &reo_params.remap1,
  2227. &reo_params.remap2))
  2228. goto out;
  2229. reo_params.rx_hash_enabled = true;
  2230. }
  2231. /* setup the global rx defrag waitlist */
  2232. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2233. soc->rx.defrag.timeout_ms =
  2234. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2235. soc->rx.flags.defrag_timeout_check =
  2236. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2237. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2238. out:
  2239. /*
  2240. * set the fragment destination ring
  2241. */
  2242. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2243. hal_reo_setup(soc->hal_soc, &reo_params);
  2244. qdf_atomic_set(&soc->cmn_init_done, 1);
  2245. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2246. return 0;
  2247. fail1:
  2248. /*
  2249. * Cleanup will be done as part of soc_detach, which will
  2250. * be called on pdev attach failure
  2251. */
  2252. return QDF_STATUS_E_FAILURE;
  2253. }
  2254. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2255. static void dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2256. {
  2257. struct cdp_lro_hash_config lro_hash;
  2258. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2259. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2260. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2261. FL("LRO disabled RX hash disabled"));
  2262. return;
  2263. }
  2264. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2265. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  2266. lro_hash.lro_enable = 1;
  2267. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2268. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2269. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2270. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2271. }
  2272. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  2273. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2274. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2275. LRO_IPV4_SEED_ARR_SZ));
  2276. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2277. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2278. LRO_IPV6_SEED_ARR_SZ));
  2279. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2280. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2281. lro_hash.lro_enable, lro_hash.tcp_flag,
  2282. lro_hash.tcp_flag_mask);
  2283. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2284. QDF_TRACE_LEVEL_ERROR,
  2285. (void *)lro_hash.toeplitz_hash_ipv4,
  2286. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2287. LRO_IPV4_SEED_ARR_SZ));
  2288. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2289. QDF_TRACE_LEVEL_ERROR,
  2290. (void *)lro_hash.toeplitz_hash_ipv6,
  2291. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2292. LRO_IPV6_SEED_ARR_SZ));
  2293. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2294. if (soc->cdp_soc.ol_ops->lro_hash_config)
  2295. (void)soc->cdp_soc.ol_ops->lro_hash_config
  2296. (pdev->ctrl_pdev, &lro_hash);
  2297. }
  2298. /*
  2299. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2300. * @soc: data path SoC handle
  2301. * @pdev: Physical device handle
  2302. *
  2303. * Return: 0 - success, > 0 - failure
  2304. */
  2305. #ifdef QCA_HOST2FW_RXBUF_RING
  2306. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2307. struct dp_pdev *pdev)
  2308. {
  2309. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2310. int max_mac_rings;
  2311. int i;
  2312. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2313. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2314. for (i = 0; i < max_mac_rings; i++) {
  2315. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2316. "%s: pdev_id %d mac_id %d",
  2317. __func__, pdev->pdev_id, i);
  2318. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2319. RXDMA_BUF, 1, i,
  2320. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2321. QDF_TRACE(QDF_MODULE_ID_DP,
  2322. QDF_TRACE_LEVEL_ERROR,
  2323. FL("failed rx mac ring setup"));
  2324. return QDF_STATUS_E_FAILURE;
  2325. }
  2326. }
  2327. return QDF_STATUS_SUCCESS;
  2328. }
  2329. #else
  2330. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2331. struct dp_pdev *pdev)
  2332. {
  2333. return QDF_STATUS_SUCCESS;
  2334. }
  2335. #endif
  2336. /**
  2337. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2338. * @pdev - DP_PDEV handle
  2339. *
  2340. * Return: void
  2341. */
  2342. static inline void
  2343. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2344. {
  2345. uint8_t map_id;
  2346. struct dp_soc *soc = pdev->soc;
  2347. if (!soc)
  2348. return;
  2349. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2350. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2351. default_dscp_tid_map,
  2352. sizeof(default_dscp_tid_map));
  2353. }
  2354. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2355. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2356. default_dscp_tid_map,
  2357. map_id);
  2358. }
  2359. }
  2360. #ifdef IPA_OFFLOAD
  2361. /**
  2362. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2363. * @soc: data path instance
  2364. * @pdev: core txrx pdev context
  2365. *
  2366. * Return: QDF_STATUS_SUCCESS: success
  2367. * QDF_STATUS_E_RESOURCES: Error return
  2368. */
  2369. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2370. struct dp_pdev *pdev)
  2371. {
  2372. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2373. int entries;
  2374. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2375. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2376. /* Setup second Rx refill buffer ring */
  2377. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2378. IPA_RX_REFILL_BUF_RING_IDX,
  2379. pdev->pdev_id,
  2380. entries)) {
  2381. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2382. FL("dp_srng_setup failed second rx refill ring"));
  2383. return QDF_STATUS_E_FAILURE;
  2384. }
  2385. return QDF_STATUS_SUCCESS;
  2386. }
  2387. /**
  2388. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2389. * @soc: data path instance
  2390. * @pdev: core txrx pdev context
  2391. *
  2392. * Return: void
  2393. */
  2394. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2395. struct dp_pdev *pdev)
  2396. {
  2397. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2398. IPA_RX_REFILL_BUF_RING_IDX);
  2399. }
  2400. #else
  2401. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2402. struct dp_pdev *pdev)
  2403. {
  2404. return QDF_STATUS_SUCCESS;
  2405. }
  2406. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2407. struct dp_pdev *pdev)
  2408. {
  2409. }
  2410. #endif
  2411. #if !defined(DISABLE_MON_CONFIG)
  2412. /**
  2413. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2414. * @soc: soc handle
  2415. * @pdev: physical device handle
  2416. *
  2417. * Return: nonzero on failure and zero on success
  2418. */
  2419. static
  2420. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2421. {
  2422. int mac_id = 0;
  2423. int pdev_id = pdev->pdev_id;
  2424. int entries;
  2425. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2426. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2427. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2428. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2429. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2430. entries =
  2431. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2432. if (dp_srng_setup(soc,
  2433. &pdev->rxdma_mon_buf_ring[mac_id],
  2434. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2435. entries)) {
  2436. QDF_TRACE(QDF_MODULE_ID_DP,
  2437. QDF_TRACE_LEVEL_ERROR,
  2438. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2439. return QDF_STATUS_E_NOMEM;
  2440. }
  2441. entries =
  2442. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2443. if (dp_srng_setup(soc,
  2444. &pdev->rxdma_mon_dst_ring[mac_id],
  2445. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2446. entries)) {
  2447. QDF_TRACE(QDF_MODULE_ID_DP,
  2448. QDF_TRACE_LEVEL_ERROR,
  2449. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2450. return QDF_STATUS_E_NOMEM;
  2451. }
  2452. entries =
  2453. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2454. if (dp_srng_setup(soc,
  2455. &pdev->rxdma_mon_status_ring[mac_id],
  2456. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2457. entries)) {
  2458. QDF_TRACE(QDF_MODULE_ID_DP,
  2459. QDF_TRACE_LEVEL_ERROR,
  2460. FL(RNG_ERR "rxdma_mon_status_ring"));
  2461. return QDF_STATUS_E_NOMEM;
  2462. }
  2463. entries =
  2464. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2465. if (dp_srng_setup(soc,
  2466. &pdev->rxdma_mon_desc_ring[mac_id],
  2467. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2468. entries)) {
  2469. QDF_TRACE(QDF_MODULE_ID_DP,
  2470. QDF_TRACE_LEVEL_ERROR,
  2471. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2472. return QDF_STATUS_E_NOMEM;
  2473. }
  2474. } else {
  2475. entries =
  2476. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2477. if (dp_srng_setup(soc,
  2478. &pdev->rxdma_mon_status_ring[mac_id],
  2479. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2480. entries)) {
  2481. QDF_TRACE(QDF_MODULE_ID_DP,
  2482. QDF_TRACE_LEVEL_ERROR,
  2483. FL(RNG_ERR "rxdma_mon_status_ring"));
  2484. return QDF_STATUS_E_NOMEM;
  2485. }
  2486. }
  2487. }
  2488. return QDF_STATUS_SUCCESS;
  2489. }
  2490. #else
  2491. static
  2492. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2493. {
  2494. return QDF_STATUS_SUCCESS;
  2495. }
  2496. #endif
  2497. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2498. * @pdev_hdl: pdev handle
  2499. */
  2500. #ifdef ATH_SUPPORT_EXT_STAT
  2501. void dp_iterate_update_peer_list(void *pdev_hdl)
  2502. {
  2503. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2504. struct dp_vdev *vdev = NULL;
  2505. struct dp_peer *peer = NULL;
  2506. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2507. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2508. dp_cal_client_update_peer_stats(&peer->stats);
  2509. }
  2510. }
  2511. }
  2512. #else
  2513. void dp_iterate_update_peer_list(void *pdev_hdl)
  2514. {
  2515. }
  2516. #endif
  2517. /*
  2518. * dp_pdev_attach_wifi3() - attach txrx pdev
  2519. * @ctrl_pdev: Opaque PDEV object
  2520. * @txrx_soc: Datapath SOC handle
  2521. * @htc_handle: HTC handle for host-target interface
  2522. * @qdf_osdev: QDF OS device
  2523. * @pdev_id: PDEV ID
  2524. *
  2525. * Return: DP PDEV handle on success, NULL on failure
  2526. */
  2527. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2528. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2529. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2530. {
  2531. int tx_ring_size;
  2532. int tx_comp_ring_size;
  2533. int reo_dst_ring_size;
  2534. int entries;
  2535. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2536. int nss_cfg;
  2537. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2538. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  2539. if (!pdev) {
  2540. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2541. FL("DP PDEV memory allocation failed"));
  2542. goto fail0;
  2543. }
  2544. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  2545. if (!pdev->invalid_peer) {
  2546. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2547. FL("Invalid peer memory allocation failed"));
  2548. qdf_mem_free(pdev);
  2549. goto fail0;
  2550. }
  2551. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2552. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2553. if (!pdev->wlan_cfg_ctx) {
  2554. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2555. FL("pdev cfg_attach failed"));
  2556. qdf_mem_free(pdev->invalid_peer);
  2557. qdf_mem_free(pdev);
  2558. goto fail0;
  2559. }
  2560. /*
  2561. * set nss pdev config based on soc config
  2562. */
  2563. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2564. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2565. (nss_cfg & (1 << pdev_id)));
  2566. pdev->soc = soc;
  2567. pdev->ctrl_pdev = ctrl_pdev;
  2568. pdev->pdev_id = pdev_id;
  2569. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2570. soc->pdev_list[pdev_id] = pdev;
  2571. soc->pdev_count++;
  2572. TAILQ_INIT(&pdev->vdev_list);
  2573. qdf_spinlock_create(&pdev->vdev_list_lock);
  2574. pdev->vdev_count = 0;
  2575. qdf_spinlock_create(&pdev->tx_mutex);
  2576. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2577. TAILQ_INIT(&pdev->neighbour_peers_list);
  2578. pdev->neighbour_peers_added = false;
  2579. if (dp_soc_cmn_setup(soc)) {
  2580. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2581. FL("dp_soc_cmn_setup failed"));
  2582. goto fail1;
  2583. }
  2584. /* Setup per PDEV TCL rings if configured */
  2585. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2586. tx_ring_size =
  2587. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2588. tx_comp_ring_size =
  2589. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2590. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2591. pdev_id, pdev_id, tx_ring_size)) {
  2592. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2593. FL("dp_srng_setup failed for tcl_data_ring"));
  2594. goto fail1;
  2595. }
  2596. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2597. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2598. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2599. FL("dp_srng_setup failed for tx_comp_ring"));
  2600. goto fail1;
  2601. }
  2602. soc->num_tcl_data_rings++;
  2603. }
  2604. /* Tx specific init */
  2605. if (dp_tx_pdev_attach(pdev)) {
  2606. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2607. FL("dp_tx_pdev_attach failed"));
  2608. goto fail1;
  2609. }
  2610. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2611. /* Setup per PDEV REO rings if configured */
  2612. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2613. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2614. pdev_id, pdev_id, reo_dst_ring_size)) {
  2615. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2616. FL("dp_srng_setup failed for reo_dest_ringn"));
  2617. goto fail1;
  2618. }
  2619. soc->num_reo_dest_rings++;
  2620. }
  2621. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2622. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2623. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2624. FL("dp_srng_setup failed rx refill ring"));
  2625. goto fail1;
  2626. }
  2627. if (dp_rxdma_ring_setup(soc, pdev)) {
  2628. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2629. FL("RXDMA ring config failed"));
  2630. goto fail1;
  2631. }
  2632. if (dp_mon_rings_setup(soc, pdev)) {
  2633. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2634. FL("MONITOR rings setup failed"));
  2635. goto fail1;
  2636. }
  2637. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2638. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2639. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2640. 0, pdev_id,
  2641. entries)) {
  2642. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2643. FL(RNG_ERR "rxdma_err_dst_ring"));
  2644. goto fail1;
  2645. }
  2646. }
  2647. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2648. goto fail1;
  2649. if (dp_ipa_ring_resource_setup(soc, pdev))
  2650. goto fail1;
  2651. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2652. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2653. FL("dp_ipa_uc_attach failed"));
  2654. goto fail1;
  2655. }
  2656. /* Rx specific init */
  2657. if (dp_rx_pdev_attach(pdev)) {
  2658. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2659. FL("dp_rx_pdev_attach failed"));
  2660. goto fail1;
  2661. }
  2662. DP_STATS_INIT(pdev);
  2663. /* Monitor filter init */
  2664. pdev->mon_filter_mode = MON_FILTER_ALL;
  2665. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2666. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2667. pdev->fp_data_filter = FILTER_DATA_ALL;
  2668. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2669. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2670. pdev->mo_data_filter = FILTER_DATA_ALL;
  2671. dp_local_peer_id_pool_init(pdev);
  2672. dp_dscp_tid_map_setup(pdev);
  2673. /* Rx monitor mode specific init */
  2674. if (dp_rx_pdev_mon_attach(pdev)) {
  2675. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2676. "dp_rx_pdev_mon_attach failed");
  2677. goto fail1;
  2678. }
  2679. if (dp_wdi_event_attach(pdev)) {
  2680. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2681. "dp_wdi_evet_attach failed");
  2682. goto fail1;
  2683. }
  2684. /* set the reo destination during initialization */
  2685. pdev->reo_dest = pdev->pdev_id + 1;
  2686. /*
  2687. * initialize ppdu tlv list
  2688. */
  2689. TAILQ_INIT(&pdev->ppdu_info_list);
  2690. pdev->tlv_count = 0;
  2691. pdev->list_depth = 0;
  2692. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  2693. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  2694. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  2695. TRUE);
  2696. /* initlialize cal client timer */
  2697. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  2698. &dp_iterate_update_peer_list);
  2699. return (struct cdp_pdev *)pdev;
  2700. fail1:
  2701. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2702. fail0:
  2703. return NULL;
  2704. }
  2705. /*
  2706. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2707. * @soc: data path SoC handle
  2708. * @pdev: Physical device handle
  2709. *
  2710. * Return: void
  2711. */
  2712. #ifdef QCA_HOST2FW_RXBUF_RING
  2713. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2714. struct dp_pdev *pdev)
  2715. {
  2716. int max_mac_rings =
  2717. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2718. int i;
  2719. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2720. max_mac_rings : MAX_RX_MAC_RINGS;
  2721. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2722. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2723. RXDMA_BUF, 1);
  2724. qdf_timer_free(&soc->mon_reap_timer);
  2725. }
  2726. #else
  2727. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2728. struct dp_pdev *pdev)
  2729. {
  2730. }
  2731. #endif
  2732. /*
  2733. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2734. * @pdev: device object
  2735. *
  2736. * Return: void
  2737. */
  2738. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2739. {
  2740. struct dp_neighbour_peer *peer = NULL;
  2741. struct dp_neighbour_peer *temp_peer = NULL;
  2742. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2743. neighbour_peer_list_elem, temp_peer) {
  2744. /* delete this peer from the list */
  2745. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2746. peer, neighbour_peer_list_elem);
  2747. qdf_mem_free(peer);
  2748. }
  2749. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2750. }
  2751. /**
  2752. * dp_htt_ppdu_stats_detach() - detach stats resources
  2753. * @pdev: Datapath PDEV handle
  2754. *
  2755. * Return: void
  2756. */
  2757. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2758. {
  2759. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2760. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2761. ppdu_info_list_elem, ppdu_info_next) {
  2762. if (!ppdu_info)
  2763. break;
  2764. qdf_assert_always(ppdu_info->nbuf);
  2765. qdf_nbuf_free(ppdu_info->nbuf);
  2766. qdf_mem_free(ppdu_info);
  2767. }
  2768. }
  2769. #if !defined(DISABLE_MON_CONFIG)
  2770. /**
  2771. * dp_mon_ring_deinit() - Cleanup Monitor rings
  2772. *
  2773. * @soc: soc handle
  2774. * @pdev: datapath physical dev handle
  2775. * @mac_id: mac number
  2776. *
  2777. * Return: None
  2778. */
  2779. static
  2780. void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2781. int mac_id)
  2782. {
  2783. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2784. dp_srng_cleanup(soc,
  2785. &pdev->rxdma_mon_buf_ring[mac_id],
  2786. RXDMA_MONITOR_BUF, 0);
  2787. dp_srng_cleanup(soc,
  2788. &pdev->rxdma_mon_dst_ring[mac_id],
  2789. RXDMA_MONITOR_DST, 0);
  2790. dp_srng_cleanup(soc,
  2791. &pdev->rxdma_mon_status_ring[mac_id],
  2792. RXDMA_MONITOR_STATUS, 0);
  2793. dp_srng_cleanup(soc,
  2794. &pdev->rxdma_mon_desc_ring[mac_id],
  2795. RXDMA_MONITOR_DESC, 0);
  2796. dp_srng_cleanup(soc,
  2797. &pdev->rxdma_err_dst_ring[mac_id],
  2798. RXDMA_DST, 0);
  2799. } else {
  2800. dp_srng_cleanup(soc,
  2801. &pdev->rxdma_mon_status_ring[mac_id],
  2802. RXDMA_MONITOR_STATUS, 0);
  2803. dp_srng_cleanup(soc,
  2804. &pdev->rxdma_err_dst_ring[mac_id],
  2805. RXDMA_DST, 0);
  2806. }
  2807. }
  2808. #else
  2809. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2810. int mac_id)
  2811. {
  2812. }
  2813. #endif
  2814. /*
  2815. * dp_pdev_detach_wifi3() - detach txrx pdev
  2816. * @txrx_pdev: Datapath PDEV handle
  2817. * @force: Force detach
  2818. *
  2819. */
  2820. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2821. {
  2822. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2823. struct dp_soc *soc = pdev->soc;
  2824. qdf_nbuf_t curr_nbuf, next_nbuf;
  2825. int mac_id;
  2826. dp_wdi_event_detach(pdev);
  2827. dp_tx_pdev_detach(pdev);
  2828. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2829. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2830. TCL_DATA, pdev->pdev_id);
  2831. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2832. WBM2SW_RELEASE, pdev->pdev_id);
  2833. }
  2834. dp_pktlogmod_exit(pdev);
  2835. dp_rx_pdev_detach(pdev);
  2836. dp_rx_pdev_mon_detach(pdev);
  2837. dp_neighbour_peers_detach(pdev);
  2838. qdf_spinlock_destroy(&pdev->tx_mutex);
  2839. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  2840. dp_ipa_uc_detach(soc, pdev);
  2841. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  2842. /* Cleanup per PDEV REO rings if configured */
  2843. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2844. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2845. REO_DST, pdev->pdev_id);
  2846. }
  2847. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2848. dp_rxdma_ring_cleanup(soc, pdev);
  2849. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2850. dp_mon_ring_deinit(soc, pdev, mac_id);
  2851. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2852. RXDMA_DST, 0);
  2853. }
  2854. curr_nbuf = pdev->invalid_peer_head_msdu;
  2855. while (curr_nbuf) {
  2856. next_nbuf = qdf_nbuf_next(curr_nbuf);
  2857. qdf_nbuf_free(curr_nbuf);
  2858. curr_nbuf = next_nbuf;
  2859. }
  2860. dp_htt_ppdu_stats_detach(pdev);
  2861. qdf_nbuf_free(pdev->sojourn_buf);
  2862. dp_cal_client_detach(&pdev->cal_client_ctx);
  2863. soc->pdev_list[pdev->pdev_id] = NULL;
  2864. soc->pdev_count--;
  2865. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2866. qdf_mem_free(pdev->invalid_peer);
  2867. qdf_mem_free(pdev->dp_txrx_handle);
  2868. qdf_mem_free(pdev);
  2869. }
  2870. /*
  2871. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2872. * @soc: DP SOC handle
  2873. */
  2874. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2875. {
  2876. struct reo_desc_list_node *desc;
  2877. struct dp_rx_tid *rx_tid;
  2878. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2879. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2880. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2881. rx_tid = &desc->rx_tid;
  2882. qdf_mem_unmap_nbytes_single(soc->osdev,
  2883. rx_tid->hw_qdesc_paddr,
  2884. QDF_DMA_BIDIRECTIONAL,
  2885. rx_tid->hw_qdesc_alloc_size);
  2886. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2887. qdf_mem_free(desc);
  2888. }
  2889. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2890. qdf_list_destroy(&soc->reo_desc_freelist);
  2891. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2892. }
  2893. /*
  2894. * dp_soc_detach_wifi3() - Detach txrx SOC
  2895. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2896. */
  2897. static void dp_soc_detach_wifi3(void *txrx_soc)
  2898. {
  2899. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2900. int i;
  2901. qdf_atomic_set(&soc->cmn_init_done, 0);
  2902. qdf_flush_work(&soc->htt_stats.work);
  2903. qdf_disable_work(&soc->htt_stats.work);
  2904. /* Free pending htt stats messages */
  2905. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2906. dp_reo_cmdlist_destroy(soc);
  2907. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2908. if (soc->pdev_list[i])
  2909. dp_pdev_detach_wifi3(
  2910. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2911. }
  2912. dp_peer_find_detach(soc);
  2913. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2914. * SW descriptors
  2915. */
  2916. /* Free the ring memories */
  2917. /* Common rings */
  2918. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2919. dp_tx_soc_detach(soc);
  2920. /* Tx data rings */
  2921. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2922. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2923. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2924. TCL_DATA, i);
  2925. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2926. WBM2SW_RELEASE, i);
  2927. }
  2928. }
  2929. /* TCL command and status rings */
  2930. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2931. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2932. /* Rx data rings */
  2933. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2934. soc->num_reo_dest_rings =
  2935. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2936. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2937. /* TODO: Get number of rings and ring sizes
  2938. * from wlan_cfg
  2939. */
  2940. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2941. REO_DST, i);
  2942. }
  2943. }
  2944. /* REO reinjection ring */
  2945. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2946. /* Rx release ring */
  2947. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2948. /* Rx exception ring */
  2949. /* TODO: Better to store ring_type and ring_num in
  2950. * dp_srng during setup
  2951. */
  2952. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2953. /* REO command and status rings */
  2954. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2955. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2956. dp_hw_link_desc_pool_cleanup(soc);
  2957. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2958. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2959. htt_soc_detach(soc->htt_handle);
  2960. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  2961. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2962. dp_reo_desc_freelist_destroy(soc);
  2963. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2964. dp_soc_wds_detach(soc);
  2965. qdf_spinlock_destroy(&soc->ast_lock);
  2966. qdf_mem_free(soc);
  2967. }
  2968. #if !defined(DISABLE_MON_CONFIG)
  2969. /**
  2970. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  2971. * @soc: soc handle
  2972. * @pdev: physical device handle
  2973. * @mac_id: ring number
  2974. * @mac_for_pdev: mac_id
  2975. *
  2976. * Return: non-zero for failure, zero for success
  2977. */
  2978. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  2979. struct dp_pdev *pdev,
  2980. int mac_id,
  2981. int mac_for_pdev)
  2982. {
  2983. QDF_STATUS status = QDF_STATUS_SUCCESS;
  2984. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2985. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2986. pdev->rxdma_mon_buf_ring[mac_id]
  2987. .hal_srng,
  2988. RXDMA_MONITOR_BUF);
  2989. if (status != QDF_STATUS_SUCCESS) {
  2990. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  2991. return status;
  2992. }
  2993. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2994. pdev->rxdma_mon_dst_ring[mac_id]
  2995. .hal_srng,
  2996. RXDMA_MONITOR_DST);
  2997. if (status != QDF_STATUS_SUCCESS) {
  2998. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  2999. return status;
  3000. }
  3001. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3002. pdev->rxdma_mon_status_ring[mac_id]
  3003. .hal_srng,
  3004. RXDMA_MONITOR_STATUS);
  3005. if (status != QDF_STATUS_SUCCESS) {
  3006. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3007. return status;
  3008. }
  3009. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3010. pdev->rxdma_mon_desc_ring[mac_id]
  3011. .hal_srng,
  3012. RXDMA_MONITOR_DESC);
  3013. if (status != QDF_STATUS_SUCCESS) {
  3014. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3015. return status;
  3016. }
  3017. } else {
  3018. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3019. pdev->rxdma_mon_status_ring[mac_id]
  3020. .hal_srng,
  3021. RXDMA_MONITOR_STATUS);
  3022. if (status != QDF_STATUS_SUCCESS) {
  3023. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3024. return status;
  3025. }
  3026. }
  3027. return status;
  3028. }
  3029. #else
  3030. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3031. struct dp_pdev *pdev,
  3032. int mac_id,
  3033. int mac_for_pdev)
  3034. {
  3035. return QDF_STATUS_SUCCESS;
  3036. }
  3037. #endif
  3038. /*
  3039. * dp_rxdma_ring_config() - configure the RX DMA rings
  3040. *
  3041. * This function is used to configure the MAC rings.
  3042. * On MCL host provides buffers in Host2FW ring
  3043. * FW refills (copies) buffers to the ring and updates
  3044. * ring_idx in register
  3045. *
  3046. * @soc: data path SoC handle
  3047. *
  3048. * Return: zero on success, non-zero on failure
  3049. */
  3050. #ifdef QCA_HOST2FW_RXBUF_RING
  3051. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3052. {
  3053. int i;
  3054. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3055. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3056. struct dp_pdev *pdev = soc->pdev_list[i];
  3057. if (pdev) {
  3058. int mac_id;
  3059. bool dbs_enable = 0;
  3060. int max_mac_rings =
  3061. wlan_cfg_get_num_mac_rings
  3062. (pdev->wlan_cfg_ctx);
  3063. htt_srng_setup(soc->htt_handle, 0,
  3064. pdev->rx_refill_buf_ring.hal_srng,
  3065. RXDMA_BUF);
  3066. if (pdev->rx_refill_buf_ring2.hal_srng)
  3067. htt_srng_setup(soc->htt_handle, 0,
  3068. pdev->rx_refill_buf_ring2.hal_srng,
  3069. RXDMA_BUF);
  3070. if (soc->cdp_soc.ol_ops->
  3071. is_hw_dbs_2x2_capable) {
  3072. dbs_enable = soc->cdp_soc.ol_ops->
  3073. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3074. }
  3075. if (dbs_enable) {
  3076. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3077. QDF_TRACE_LEVEL_ERROR,
  3078. FL("DBS enabled max_mac_rings %d"),
  3079. max_mac_rings);
  3080. } else {
  3081. max_mac_rings = 1;
  3082. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3083. QDF_TRACE_LEVEL_ERROR,
  3084. FL("DBS disabled, max_mac_rings %d"),
  3085. max_mac_rings);
  3086. }
  3087. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3088. FL("pdev_id %d max_mac_rings %d"),
  3089. pdev->pdev_id, max_mac_rings);
  3090. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3091. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3092. mac_id, pdev->pdev_id);
  3093. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3094. QDF_TRACE_LEVEL_ERROR,
  3095. FL("mac_id %d"), mac_for_pdev);
  3096. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3097. pdev->rx_mac_buf_ring[mac_id]
  3098. .hal_srng,
  3099. RXDMA_BUF);
  3100. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3101. pdev->rxdma_err_dst_ring[mac_id]
  3102. .hal_srng,
  3103. RXDMA_DST);
  3104. /* Configure monitor mode rings */
  3105. status = dp_mon_htt_srng_setup(soc, pdev,
  3106. mac_id,
  3107. mac_for_pdev);
  3108. if (status != QDF_STATUS_SUCCESS) {
  3109. dp_err("Failed to send htt monitor messages to target");
  3110. return status;
  3111. }
  3112. }
  3113. }
  3114. }
  3115. /*
  3116. * Timer to reap rxdma status rings.
  3117. * Needed until we enable ppdu end interrupts
  3118. */
  3119. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3120. dp_service_mon_rings, (void *)soc,
  3121. QDF_TIMER_TYPE_WAKE_APPS);
  3122. soc->reap_timer_init = 1;
  3123. return status;
  3124. }
  3125. #else
  3126. /* This is only for WIN */
  3127. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3128. {
  3129. int i;
  3130. int mac_id;
  3131. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3132. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3133. struct dp_pdev *pdev = soc->pdev_list[i];
  3134. if (pdev == NULL)
  3135. continue;
  3136. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3137. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3138. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3139. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3140. #ifndef DISABLE_MON_CONFIG
  3141. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3142. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3143. RXDMA_MONITOR_BUF);
  3144. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3145. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3146. RXDMA_MONITOR_DST);
  3147. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3148. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3149. RXDMA_MONITOR_STATUS);
  3150. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3151. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3152. RXDMA_MONITOR_DESC);
  3153. #endif
  3154. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3155. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3156. RXDMA_DST);
  3157. }
  3158. }
  3159. return status;
  3160. }
  3161. #endif
  3162. /*
  3163. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3164. * @cdp_soc: Opaque Datapath SOC handle
  3165. *
  3166. * Return: zero on success, non-zero on failure
  3167. */
  3168. static QDF_STATUS
  3169. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3170. {
  3171. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3172. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3173. htt_soc_attach_target(soc->htt_handle);
  3174. status = dp_rxdma_ring_config(soc);
  3175. if (status != QDF_STATUS_SUCCESS) {
  3176. dp_err("Failed to send htt srng setup messages to target");
  3177. return status;
  3178. }
  3179. DP_STATS_INIT(soc);
  3180. /* initialize work queue for stats processing */
  3181. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3182. return QDF_STATUS_SUCCESS;
  3183. }
  3184. /*
  3185. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3186. * @txrx_soc: Datapath SOC handle
  3187. */
  3188. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3189. {
  3190. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3191. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3192. }
  3193. /*
  3194. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3195. * @txrx_soc: Datapath SOC handle
  3196. * @nss_cfg: nss config
  3197. */
  3198. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3199. {
  3200. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3201. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3202. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3203. /*
  3204. * TODO: masked out based on the per offloaded radio
  3205. */
  3206. if (config == dp_nss_cfg_dbdc) {
  3207. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3208. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3209. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3210. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3211. }
  3212. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3213. FL("nss-wifi<0> nss config is enabled"));
  3214. }
  3215. /*
  3216. * dp_vdev_attach_wifi3() - attach txrx vdev
  3217. * @txrx_pdev: Datapath PDEV handle
  3218. * @vdev_mac_addr: MAC address of the virtual interface
  3219. * @vdev_id: VDEV Id
  3220. * @wlan_op_mode: VDEV operating mode
  3221. *
  3222. * Return: DP VDEV handle on success, NULL on failure
  3223. */
  3224. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3225. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3226. {
  3227. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3228. struct dp_soc *soc = pdev->soc;
  3229. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3230. if (!vdev) {
  3231. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3232. FL("DP VDEV memory allocation failed"));
  3233. goto fail0;
  3234. }
  3235. vdev->pdev = pdev;
  3236. vdev->vdev_id = vdev_id;
  3237. vdev->opmode = op_mode;
  3238. vdev->osdev = soc->osdev;
  3239. vdev->osif_rx = NULL;
  3240. vdev->osif_rsim_rx_decap = NULL;
  3241. vdev->osif_get_key = NULL;
  3242. vdev->osif_rx_mon = NULL;
  3243. vdev->osif_tx_free_ext = NULL;
  3244. vdev->osif_vdev = NULL;
  3245. vdev->delete.pending = 0;
  3246. vdev->safemode = 0;
  3247. vdev->drop_unenc = 1;
  3248. vdev->sec_type = cdp_sec_type_none;
  3249. #ifdef notyet
  3250. vdev->filters_num = 0;
  3251. #endif
  3252. qdf_mem_copy(
  3253. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3254. /* TODO: Initialize default HTT meta data that will be used in
  3255. * TCL descriptors for packets transmitted from this VDEV
  3256. */
  3257. TAILQ_INIT(&vdev->peer_list);
  3258. if (wlan_op_mode_monitor == vdev->opmode)
  3259. return (struct cdp_vdev *)vdev;
  3260. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3261. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3262. vdev->dscp_tid_map_id = 0;
  3263. vdev->mcast_enhancement_en = 0;
  3264. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3265. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3266. /* add this vdev into the pdev's list */
  3267. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3268. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3269. pdev->vdev_count++;
  3270. dp_tx_vdev_attach(vdev);
  3271. if ((soc->intr_mode == DP_INTR_POLL) &&
  3272. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3273. if (pdev->vdev_count == 1)
  3274. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3275. }
  3276. if (pdev->vdev_count == 1)
  3277. dp_lro_hash_setup(soc, pdev);
  3278. /* LRO */
  3279. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  3280. wlan_op_mode_sta == vdev->opmode)
  3281. vdev->lro_enable = true;
  3282. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3283. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  3284. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3285. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3286. DP_STATS_INIT(vdev);
  3287. if (wlan_op_mode_sta == vdev->opmode)
  3288. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3289. vdev->mac_addr.raw,
  3290. NULL);
  3291. return (struct cdp_vdev *)vdev;
  3292. fail0:
  3293. return NULL;
  3294. }
  3295. /**
  3296. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3297. * @vdev: Datapath VDEV handle
  3298. * @osif_vdev: OSIF vdev handle
  3299. * @ctrl_vdev: UMAC vdev handle
  3300. * @txrx_ops: Tx and Rx operations
  3301. *
  3302. * Return: DP VDEV handle on success, NULL on failure
  3303. */
  3304. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3305. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3306. struct ol_txrx_ops *txrx_ops)
  3307. {
  3308. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3309. vdev->osif_vdev = osif_vdev;
  3310. vdev->ctrl_vdev = ctrl_vdev;
  3311. vdev->osif_rx = txrx_ops->rx.rx;
  3312. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3313. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3314. vdev->osif_get_key = txrx_ops->get_key;
  3315. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3316. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3317. #ifdef notyet
  3318. #if ATH_SUPPORT_WAPI
  3319. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3320. #endif
  3321. #endif
  3322. #ifdef UMAC_SUPPORT_PROXY_ARP
  3323. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3324. #endif
  3325. vdev->me_convert = txrx_ops->me_convert;
  3326. /* TODO: Enable the following once Tx code is integrated */
  3327. if (vdev->mesh_vdev)
  3328. txrx_ops->tx.tx = dp_tx_send_mesh;
  3329. else
  3330. txrx_ops->tx.tx = dp_tx_send;
  3331. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3332. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3333. "DP Vdev Register success");
  3334. }
  3335. /**
  3336. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3337. * @vdev: Datapath VDEV handle
  3338. *
  3339. * Return: void
  3340. */
  3341. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  3342. {
  3343. struct dp_pdev *pdev = vdev->pdev;
  3344. struct dp_soc *soc = pdev->soc;
  3345. struct dp_peer *peer;
  3346. uint16_t *peer_ids;
  3347. uint8_t i = 0, j = 0;
  3348. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3349. if (!peer_ids) {
  3350. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3351. "DP alloc failure - unable to flush peers");
  3352. return;
  3353. }
  3354. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3355. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3356. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3357. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3358. if (j < soc->max_peers)
  3359. peer_ids[j++] = peer->peer_ids[i];
  3360. }
  3361. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3362. for (i = 0; i < j ; i++)
  3363. dp_rx_peer_unmap_handler(soc, peer_ids[i], vdev->vdev_id,
  3364. NULL, 0);
  3365. qdf_mem_free(peer_ids);
  3366. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3367. FL("Flushed peers for vdev object %pK "), vdev);
  3368. }
  3369. /*
  3370. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3371. * @txrx_vdev: Datapath VDEV handle
  3372. * @callback: Callback OL_IF on completion of detach
  3373. * @cb_context: Callback context
  3374. *
  3375. */
  3376. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3377. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3378. {
  3379. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3380. struct dp_pdev *pdev = vdev->pdev;
  3381. struct dp_soc *soc = pdev->soc;
  3382. struct dp_neighbour_peer *peer = NULL;
  3383. /* preconditions */
  3384. qdf_assert(vdev);
  3385. if (wlan_op_mode_monitor == vdev->opmode)
  3386. goto free_vdev;
  3387. if (wlan_op_mode_sta == vdev->opmode)
  3388. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3389. /*
  3390. * If Target is hung, flush all peers before detaching vdev
  3391. * this will free all references held due to missing
  3392. * unmap commands from Target
  3393. */
  3394. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  3395. dp_vdev_flush_peers(vdev);
  3396. /*
  3397. * Use peer_ref_mutex while accessing peer_list, in case
  3398. * a peer is in the process of being removed from the list.
  3399. */
  3400. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3401. /* check that the vdev has no peers allocated */
  3402. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3403. /* debug print - will be removed later */
  3404. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3405. FL("not deleting vdev object %pK (%pM)"
  3406. "until deletion finishes for all its peers"),
  3407. vdev, vdev->mac_addr.raw);
  3408. /* indicate that the vdev needs to be deleted */
  3409. vdev->delete.pending = 1;
  3410. vdev->delete.callback = callback;
  3411. vdev->delete.context = cb_context;
  3412. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3413. return;
  3414. }
  3415. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3416. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3417. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3418. neighbour_peer_list_elem) {
  3419. QDF_ASSERT(peer->vdev != vdev);
  3420. }
  3421. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3422. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3423. dp_tx_vdev_detach(vdev);
  3424. /* remove the vdev from its parent pdev's list */
  3425. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3426. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3427. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3428. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3429. free_vdev:
  3430. qdf_mem_free(vdev);
  3431. if (callback)
  3432. callback(cb_context);
  3433. }
  3434. /*
  3435. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3436. * @soc - datapath soc handle
  3437. * @peer - datapath peer handle
  3438. *
  3439. * Delete the AST entries belonging to a peer
  3440. */
  3441. #ifdef FEATURE_AST
  3442. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3443. struct dp_peer *peer)
  3444. {
  3445. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3446. qdf_spin_lock_bh(&soc->ast_lock);
  3447. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3448. dp_peer_del_ast(soc, ast_entry);
  3449. peer->self_ast_entry = NULL;
  3450. TAILQ_INIT(&peer->ast_entry_list);
  3451. qdf_spin_unlock_bh(&soc->ast_lock);
  3452. }
  3453. #else
  3454. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3455. struct dp_peer *peer)
  3456. {
  3457. }
  3458. #endif
  3459. #if ATH_SUPPORT_WRAP
  3460. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3461. uint8_t *peer_mac_addr)
  3462. {
  3463. struct dp_peer *peer;
  3464. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3465. 0, vdev->vdev_id);
  3466. if (!peer)
  3467. return NULL;
  3468. if (peer->bss_peer)
  3469. return peer;
  3470. dp_peer_unref_delete(peer);
  3471. return NULL;
  3472. }
  3473. #else
  3474. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3475. uint8_t *peer_mac_addr)
  3476. {
  3477. struct dp_peer *peer;
  3478. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3479. 0, vdev->vdev_id);
  3480. if (!peer)
  3481. return NULL;
  3482. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3483. return peer;
  3484. dp_peer_unref_delete(peer);
  3485. return NULL;
  3486. }
  3487. #endif
  3488. #if defined(FEATURE_AST) && !defined(AST_HKV1_WORKAROUND)
  3489. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3490. uint8_t *peer_mac_addr)
  3491. {
  3492. struct dp_ast_entry *ast_entry;
  3493. qdf_spin_lock_bh(&soc->ast_lock);
  3494. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  3495. if (ast_entry && ast_entry->next_hop)
  3496. dp_peer_del_ast(soc, ast_entry);
  3497. qdf_spin_unlock_bh(&soc->ast_lock);
  3498. }
  3499. #else
  3500. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3501. uint8_t *peer_mac_addr)
  3502. {
  3503. }
  3504. #endif
  3505. /*
  3506. * dp_peer_create_wifi3() - attach txrx peer
  3507. * @txrx_vdev: Datapath VDEV handle
  3508. * @peer_mac_addr: Peer MAC address
  3509. *
  3510. * Return: DP peeer handle on success, NULL on failure
  3511. */
  3512. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3513. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  3514. {
  3515. struct dp_peer *peer;
  3516. int i;
  3517. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3518. struct dp_pdev *pdev;
  3519. struct dp_soc *soc;
  3520. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  3521. /* preconditions */
  3522. qdf_assert(vdev);
  3523. qdf_assert(peer_mac_addr);
  3524. pdev = vdev->pdev;
  3525. soc = pdev->soc;
  3526. /*
  3527. * If a peer entry with given MAC address already exists,
  3528. * reuse the peer and reset the state of peer.
  3529. */
  3530. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  3531. if (peer) {
  3532. qdf_atomic_init(&peer->is_default_route_set);
  3533. dp_peer_cleanup(vdev, peer);
  3534. peer->delete_in_progress = false;
  3535. dp_peer_delete_ast_entries(soc, peer);
  3536. if ((vdev->opmode == wlan_op_mode_sta) &&
  3537. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3538. DP_MAC_ADDR_LEN)) {
  3539. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3540. }
  3541. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3542. /*
  3543. * Control path maintains a node count which is incremented
  3544. * for every new peer create command. Since new peer is not being
  3545. * created and earlier reference is reused here,
  3546. * peer_unref_delete event is sent to control path to
  3547. * increment the count back.
  3548. */
  3549. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3550. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3551. vdev->vdev_id, peer->mac_addr.raw);
  3552. }
  3553. peer->ctrl_peer = ctrl_peer;
  3554. dp_local_peer_id_alloc(pdev, peer);
  3555. DP_STATS_INIT(peer);
  3556. return (void *)peer;
  3557. } else {
  3558. /*
  3559. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  3560. * need to remove the AST entry which was earlier added as a WDS
  3561. * entry.
  3562. * If an AST entry exists, but no peer entry exists with a given
  3563. * MAC addresses, we could deduce it as a WDS entry
  3564. */
  3565. dp_peer_ast_handle_roam_del(soc, peer_mac_addr);
  3566. }
  3567. #ifdef notyet
  3568. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3569. soc->mempool_ol_ath_peer);
  3570. #else
  3571. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3572. #endif
  3573. if (!peer)
  3574. return NULL; /* failure */
  3575. qdf_mem_zero(peer, sizeof(struct dp_peer));
  3576. TAILQ_INIT(&peer->ast_entry_list);
  3577. /* store provided params */
  3578. peer->vdev = vdev;
  3579. peer->ctrl_peer = ctrl_peer;
  3580. if ((vdev->opmode == wlan_op_mode_sta) &&
  3581. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3582. DP_MAC_ADDR_LEN)) {
  3583. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3584. }
  3585. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3586. qdf_spinlock_create(&peer->peer_info_lock);
  3587. qdf_mem_copy(
  3588. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3589. /* TODO: See of rx_opt_proc is really required */
  3590. peer->rx_opt_proc = soc->rx_opt_proc;
  3591. /* initialize the peer_id */
  3592. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3593. peer->peer_ids[i] = HTT_INVALID_PEER;
  3594. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3595. qdf_atomic_init(&peer->ref_cnt);
  3596. /* keep one reference for attach */
  3597. qdf_atomic_inc(&peer->ref_cnt);
  3598. /* add this peer into the vdev's list */
  3599. if (wlan_op_mode_sta == vdev->opmode)
  3600. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  3601. else
  3602. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  3603. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3604. /* TODO: See if hash based search is required */
  3605. dp_peer_find_hash_add(soc, peer);
  3606. /* Initialize the peer state */
  3607. peer->state = OL_TXRX_PEER_STATE_DISC;
  3608. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3609. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  3610. vdev, peer, peer->mac_addr.raw,
  3611. qdf_atomic_read(&peer->ref_cnt));
  3612. /*
  3613. * For every peer MAp message search and set if bss_peer
  3614. */
  3615. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  3616. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3617. "vdev bss_peer!!!!");
  3618. peer->bss_peer = 1;
  3619. vdev->vap_bss_peer = peer;
  3620. }
  3621. for (i = 0; i < DP_MAX_TIDS; i++)
  3622. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  3623. dp_local_peer_id_alloc(pdev, peer);
  3624. DP_STATS_INIT(peer);
  3625. return (void *)peer;
  3626. }
  3627. /*
  3628. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  3629. * @vdev: Datapath VDEV handle
  3630. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  3631. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  3632. *
  3633. * Return: None
  3634. */
  3635. static
  3636. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  3637. enum cdp_host_reo_dest_ring *reo_dest,
  3638. bool *hash_based)
  3639. {
  3640. struct dp_soc *soc;
  3641. struct dp_pdev *pdev;
  3642. pdev = vdev->pdev;
  3643. soc = pdev->soc;
  3644. /*
  3645. * hash based steering is disabled for Radios which are offloaded
  3646. * to NSS
  3647. */
  3648. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  3649. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  3650. /*
  3651. * Below line of code will ensure the proper reo_dest ring is chosen
  3652. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  3653. */
  3654. *reo_dest = pdev->reo_dest;
  3655. }
  3656. #ifdef IPA_OFFLOAD
  3657. /*
  3658. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  3659. * @vdev: Datapath VDEV handle
  3660. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  3661. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  3662. *
  3663. * If IPA is enabled in ini, for SAP mode, disable hash based
  3664. * steering, use default reo_dst ring for RX. Use config values for other modes.
  3665. * Return: None
  3666. */
  3667. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  3668. enum cdp_host_reo_dest_ring *reo_dest,
  3669. bool *hash_based)
  3670. {
  3671. struct dp_soc *soc;
  3672. struct dp_pdev *pdev;
  3673. pdev = vdev->pdev;
  3674. soc = pdev->soc;
  3675. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  3676. /*
  3677. * If IPA is enabled, disable hash-based flow steering and set
  3678. * reo_dest_ring_4 as the REO ring to receive packets on.
  3679. * IPA is configured to reap reo_dest_ring_4.
  3680. *
  3681. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  3682. * value enum value is from 1 - 4.
  3683. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  3684. */
  3685. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  3686. if (vdev->opmode == wlan_op_mode_ap) {
  3687. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  3688. *hash_based = 0;
  3689. }
  3690. }
  3691. }
  3692. #else
  3693. /*
  3694. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  3695. * @vdev: Datapath VDEV handle
  3696. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  3697. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  3698. *
  3699. * Use system config values for hash based steering.
  3700. * Return: None
  3701. */
  3702. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  3703. enum cdp_host_reo_dest_ring *reo_dest,
  3704. bool *hash_based)
  3705. {
  3706. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  3707. }
  3708. #endif /* IPA_OFFLOAD */
  3709. /*
  3710. * dp_peer_setup_wifi3() - initialize the peer
  3711. * @vdev_hdl: virtual device object
  3712. * @peer: Peer object
  3713. *
  3714. * Return: void
  3715. */
  3716. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  3717. {
  3718. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  3719. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3720. struct dp_pdev *pdev;
  3721. struct dp_soc *soc;
  3722. bool hash_based = 0;
  3723. enum cdp_host_reo_dest_ring reo_dest;
  3724. /* preconditions */
  3725. qdf_assert(vdev);
  3726. qdf_assert(peer);
  3727. pdev = vdev->pdev;
  3728. soc = pdev->soc;
  3729. peer->last_assoc_rcvd = 0;
  3730. peer->last_disassoc_rcvd = 0;
  3731. peer->last_deauth_rcvd = 0;
  3732. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  3733. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  3734. pdev->pdev_id, vdev->vdev_id,
  3735. vdev->opmode, hash_based, reo_dest);
  3736. /*
  3737. * There are corner cases where the AD1 = AD2 = "VAPs address"
  3738. * i.e both the devices have same MAC address. In these
  3739. * cases we want such pkts to be processed in NULL Q handler
  3740. * which is REO2TCL ring. for this reason we should
  3741. * not setup reo_queues and default route for bss_peer.
  3742. */
  3743. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  3744. return;
  3745. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  3746. /* TODO: Check the destination ring number to be passed to FW */
  3747. soc->cdp_soc.ol_ops->peer_set_default_routing(
  3748. pdev->ctrl_pdev, peer->mac_addr.raw,
  3749. peer->vdev->vdev_id, hash_based, reo_dest);
  3750. }
  3751. qdf_atomic_set(&peer->is_default_route_set, 1);
  3752. dp_peer_rx_init(pdev, peer);
  3753. return;
  3754. }
  3755. /*
  3756. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  3757. * @vdev_handle: virtual device object
  3758. * @htt_pkt_type: type of pkt
  3759. *
  3760. * Return: void
  3761. */
  3762. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  3763. enum htt_cmn_pkt_type val)
  3764. {
  3765. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3766. vdev->tx_encap_type = val;
  3767. }
  3768. /*
  3769. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  3770. * @vdev_handle: virtual device object
  3771. * @htt_pkt_type: type of pkt
  3772. *
  3773. * Return: void
  3774. */
  3775. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  3776. enum htt_cmn_pkt_type val)
  3777. {
  3778. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3779. vdev->rx_decap_type = val;
  3780. }
  3781. /*
  3782. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  3783. * @txrx_soc: cdp soc handle
  3784. * @ac: Access category
  3785. * @value: timeout value in millisec
  3786. *
  3787. * Return: void
  3788. */
  3789. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3790. uint8_t ac, uint32_t value)
  3791. {
  3792. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3793. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  3794. }
  3795. /*
  3796. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  3797. * @txrx_soc: cdp soc handle
  3798. * @ac: access category
  3799. * @value: timeout value in millisec
  3800. *
  3801. * Return: void
  3802. */
  3803. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3804. uint8_t ac, uint32_t *value)
  3805. {
  3806. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3807. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  3808. }
  3809. /*
  3810. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  3811. * @pdev_handle: physical device object
  3812. * @val: reo destination ring index (1 - 4)
  3813. *
  3814. * Return: void
  3815. */
  3816. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  3817. enum cdp_host_reo_dest_ring val)
  3818. {
  3819. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3820. if (pdev)
  3821. pdev->reo_dest = val;
  3822. }
  3823. /*
  3824. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  3825. * @pdev_handle: physical device object
  3826. *
  3827. * Return: reo destination ring index
  3828. */
  3829. static enum cdp_host_reo_dest_ring
  3830. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  3831. {
  3832. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3833. if (pdev)
  3834. return pdev->reo_dest;
  3835. else
  3836. return cdp_host_reo_dest_ring_unknown;
  3837. }
  3838. /*
  3839. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  3840. * @pdev_handle: device object
  3841. * @val: value to be set
  3842. *
  3843. * Return: void
  3844. */
  3845. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3846. uint32_t val)
  3847. {
  3848. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3849. /* Enable/Disable smart mesh filtering. This flag will be checked
  3850. * during rx processing to check if packets are from NAC clients.
  3851. */
  3852. pdev->filter_neighbour_peers = val;
  3853. return 0;
  3854. }
  3855. /*
  3856. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  3857. * address for smart mesh filtering
  3858. * @vdev_handle: virtual device object
  3859. * @cmd: Add/Del command
  3860. * @macaddr: nac client mac address
  3861. *
  3862. * Return: void
  3863. */
  3864. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  3865. uint32_t cmd, uint8_t *macaddr)
  3866. {
  3867. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3868. struct dp_pdev *pdev = vdev->pdev;
  3869. struct dp_neighbour_peer *peer = NULL;
  3870. if (!macaddr)
  3871. goto fail0;
  3872. /* Store address of NAC (neighbour peer) which will be checked
  3873. * against TA of received packets.
  3874. */
  3875. if (cmd == DP_NAC_PARAM_ADD) {
  3876. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  3877. sizeof(*peer));
  3878. if (!peer) {
  3879. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3880. FL("DP neighbour peer node memory allocation failed"));
  3881. goto fail0;
  3882. }
  3883. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  3884. macaddr, DP_MAC_ADDR_LEN);
  3885. peer->vdev = vdev;
  3886. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3887. /* add this neighbour peer into the list */
  3888. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  3889. neighbour_peer_list_elem);
  3890. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3891. /* first neighbour */
  3892. if (!pdev->neighbour_peers_added) {
  3893. pdev->neighbour_peers_added = true;
  3894. dp_ppdu_ring_cfg(pdev);
  3895. }
  3896. return 1;
  3897. } else if (cmd == DP_NAC_PARAM_DEL) {
  3898. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3899. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3900. neighbour_peer_list_elem) {
  3901. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  3902. macaddr, DP_MAC_ADDR_LEN)) {
  3903. /* delete this peer from the list */
  3904. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3905. peer, neighbour_peer_list_elem);
  3906. qdf_mem_free(peer);
  3907. break;
  3908. }
  3909. }
  3910. /* last neighbour deleted */
  3911. if (TAILQ_EMPTY(&pdev->neighbour_peers_list))
  3912. pdev->neighbour_peers_added = false;
  3913. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3914. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  3915. !pdev->enhanced_stats_en)
  3916. dp_ppdu_ring_reset(pdev);
  3917. return 1;
  3918. }
  3919. fail0:
  3920. return 0;
  3921. }
  3922. /*
  3923. * dp_get_sec_type() - Get the security type
  3924. * @peer: Datapath peer handle
  3925. * @sec_idx: Security id (mcast, ucast)
  3926. *
  3927. * return sec_type: Security type
  3928. */
  3929. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  3930. {
  3931. struct dp_peer *dpeer = (struct dp_peer *)peer;
  3932. return dpeer->security[sec_idx].sec_type;
  3933. }
  3934. /*
  3935. * dp_peer_authorize() - authorize txrx peer
  3936. * @peer_handle: Datapath peer handle
  3937. * @authorize
  3938. *
  3939. */
  3940. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  3941. {
  3942. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3943. struct dp_soc *soc;
  3944. if (peer != NULL) {
  3945. soc = peer->vdev->pdev->soc;
  3946. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3947. peer->authorize = authorize ? 1 : 0;
  3948. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3949. }
  3950. }
  3951. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  3952. struct dp_pdev *pdev,
  3953. struct dp_peer *peer,
  3954. uint32_t vdev_id)
  3955. {
  3956. struct dp_vdev *vdev = NULL;
  3957. struct dp_peer *bss_peer = NULL;
  3958. uint8_t *m_addr = NULL;
  3959. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3960. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3961. if (vdev->vdev_id == vdev_id)
  3962. break;
  3963. }
  3964. if (!vdev) {
  3965. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3966. "vdev is NULL");
  3967. } else {
  3968. if (vdev->vap_bss_peer == peer)
  3969. vdev->vap_bss_peer = NULL;
  3970. m_addr = peer->mac_addr.raw;
  3971. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  3972. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3973. vdev_id, m_addr);
  3974. if (vdev && vdev->vap_bss_peer) {
  3975. bss_peer = vdev->vap_bss_peer;
  3976. DP_UPDATE_STATS(vdev, peer);
  3977. }
  3978. }
  3979. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3980. qdf_mem_free(peer);
  3981. }
  3982. /**
  3983. * dp_delete_pending_vdev() - check and process vdev delete
  3984. * @pdev: DP specific pdev pointer
  3985. * @vdev: DP specific vdev pointer
  3986. * @vdev_id: vdev id corresponding to vdev
  3987. *
  3988. * This API does following:
  3989. * 1) It releases tx flow pools buffers as vdev is
  3990. * going down and no peers are associated.
  3991. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  3992. */
  3993. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  3994. uint8_t vdev_id)
  3995. {
  3996. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  3997. void *vdev_delete_context = NULL;
  3998. vdev_delete_cb = vdev->delete.callback;
  3999. vdev_delete_context = vdev->delete.context;
  4000. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4001. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4002. vdev, vdev->mac_addr.raw);
  4003. /* all peers are gone, go ahead and delete it */
  4004. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4005. FLOW_TYPE_VDEV, vdev_id);
  4006. dp_tx_vdev_detach(vdev);
  4007. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4008. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4009. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4010. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4011. FL("deleting vdev object %pK (%pM)"),
  4012. vdev, vdev->mac_addr.raw);
  4013. qdf_mem_free(vdev);
  4014. vdev = NULL;
  4015. if (vdev_delete_cb)
  4016. vdev_delete_cb(vdev_delete_context);
  4017. }
  4018. /*
  4019. * dp_peer_unref_delete() - unref and delete peer
  4020. * @peer_handle: Datapath peer handle
  4021. *
  4022. */
  4023. void dp_peer_unref_delete(void *peer_handle)
  4024. {
  4025. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4026. struct dp_vdev *vdev = peer->vdev;
  4027. struct dp_pdev *pdev = vdev->pdev;
  4028. struct dp_soc *soc = pdev->soc;
  4029. struct dp_peer *tmppeer;
  4030. int found = 0;
  4031. uint16_t peer_id;
  4032. uint16_t vdev_id;
  4033. bool delete_vdev;
  4034. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4035. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  4036. peer, qdf_atomic_read(&peer->ref_cnt));
  4037. /*
  4038. * Hold the lock all the way from checking if the peer ref count
  4039. * is zero until the peer references are removed from the hash
  4040. * table and vdev list (if the peer ref count is zero).
  4041. * This protects against a new HL tx operation starting to use the
  4042. * peer object just after this function concludes it's done being used.
  4043. * Furthermore, the lock needs to be held while checking whether the
  4044. * vdev's list of peers is empty, to make sure that list is not modified
  4045. * concurrently with the empty check.
  4046. */
  4047. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4048. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4049. peer_id = peer->peer_ids[0];
  4050. vdev_id = vdev->vdev_id;
  4051. /*
  4052. * Make sure that the reference to the peer in
  4053. * peer object map is removed
  4054. */
  4055. if (peer_id != HTT_INVALID_PEER)
  4056. soc->peer_id_to_obj_map[peer_id] = NULL;
  4057. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4058. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4059. /* remove the reference to the peer from the hash table */
  4060. dp_peer_find_hash_remove(soc, peer);
  4061. qdf_spin_lock_bh(&soc->ast_lock);
  4062. if (peer->self_ast_entry) {
  4063. dp_peer_del_ast(soc, peer->self_ast_entry);
  4064. peer->self_ast_entry = NULL;
  4065. }
  4066. qdf_spin_unlock_bh(&soc->ast_lock);
  4067. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4068. if (tmppeer == peer) {
  4069. found = 1;
  4070. break;
  4071. }
  4072. }
  4073. if (found) {
  4074. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4075. peer_list_elem);
  4076. } else {
  4077. /*Ignoring the remove operation as peer not found*/
  4078. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4079. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4080. peer, vdev, &peer->vdev->peer_list);
  4081. }
  4082. /* cleanup the peer data */
  4083. dp_peer_cleanup(vdev, peer);
  4084. /* check whether the parent vdev has no peers left */
  4085. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4086. /*
  4087. * capture vdev delete pending flag's status
  4088. * while holding peer_ref_mutex lock
  4089. */
  4090. delete_vdev = vdev->delete.pending;
  4091. /*
  4092. * Now that there are no references to the peer, we can
  4093. * release the peer reference lock.
  4094. */
  4095. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4096. /*
  4097. * Check if the parent vdev was waiting for its peers
  4098. * to be deleted, in order for it to be deleted too.
  4099. */
  4100. if (delete_vdev)
  4101. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  4102. } else {
  4103. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4104. }
  4105. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  4106. } else {
  4107. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4108. }
  4109. }
  4110. /*
  4111. * dp_peer_detach_wifi3() – Detach txrx peer
  4112. * @peer_handle: Datapath peer handle
  4113. * @bitmap: bitmap indicating special handling of request.
  4114. *
  4115. */
  4116. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4117. {
  4118. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4119. /* redirect the peer's rx delivery function to point to a
  4120. * discard func
  4121. */
  4122. peer->rx_opt_proc = dp_rx_discard;
  4123. peer->ctrl_peer = NULL;
  4124. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4125. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4126. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4127. qdf_spinlock_destroy(&peer->peer_info_lock);
  4128. /*
  4129. * Remove the reference added during peer_attach.
  4130. * The peer will still be left allocated until the
  4131. * PEER_UNMAP message arrives to remove the other
  4132. * reference, added by the PEER_MAP message.
  4133. */
  4134. dp_peer_unref_delete(peer_handle);
  4135. }
  4136. /*
  4137. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4138. * @peer_handle: Datapath peer handle
  4139. *
  4140. */
  4141. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4142. {
  4143. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4144. return vdev->mac_addr.raw;
  4145. }
  4146. /*
  4147. * dp_vdev_set_wds() - Enable per packet stats
  4148. * @vdev_handle: DP VDEV handle
  4149. * @val: value
  4150. *
  4151. * Return: none
  4152. */
  4153. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4154. {
  4155. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4156. vdev->wds_enabled = val;
  4157. return 0;
  4158. }
  4159. /*
  4160. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4161. * @peer_handle: Datapath peer handle
  4162. *
  4163. */
  4164. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4165. uint8_t vdev_id)
  4166. {
  4167. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4168. struct dp_vdev *vdev = NULL;
  4169. if (qdf_unlikely(!pdev))
  4170. return NULL;
  4171. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4172. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4173. if (vdev->vdev_id == vdev_id)
  4174. break;
  4175. }
  4176. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4177. return (struct cdp_vdev *)vdev;
  4178. }
  4179. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4180. {
  4181. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4182. return vdev->opmode;
  4183. }
  4184. static
  4185. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4186. ol_txrx_rx_fp *stack_fn_p,
  4187. ol_osif_vdev_handle *osif_vdev_p)
  4188. {
  4189. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4190. qdf_assert(vdev);
  4191. *stack_fn_p = vdev->osif_rx_stack;
  4192. *osif_vdev_p = vdev->osif_vdev;
  4193. }
  4194. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4195. {
  4196. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4197. struct dp_pdev *pdev = vdev->pdev;
  4198. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4199. }
  4200. /**
  4201. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  4202. * ring based on target
  4203. * @soc: soc handle
  4204. * @mac_for_pdev: pdev_id
  4205. * @pdev: physical device handle
  4206. * @ring_num: mac id
  4207. * @htt_tlv_filter: tlv filter
  4208. *
  4209. * Return: zero on success, non-zero on failure
  4210. */
  4211. static inline
  4212. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  4213. struct dp_pdev *pdev, uint8_t ring_num,
  4214. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  4215. {
  4216. QDF_STATUS status;
  4217. if (soc->wlan_cfg_ctx->rxdma1_enable)
  4218. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4219. pdev->rxdma_mon_buf_ring[ring_num]
  4220. .hal_srng,
  4221. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  4222. &htt_tlv_filter);
  4223. else
  4224. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4225. pdev->rx_mac_buf_ring[ring_num]
  4226. .hal_srng,
  4227. RXDMA_BUF, RX_BUFFER_SIZE,
  4228. &htt_tlv_filter);
  4229. return status;
  4230. }
  4231. /**
  4232. * dp_reset_monitor_mode() - Disable monitor mode
  4233. * @pdev_handle: Datapath PDEV handle
  4234. *
  4235. * Return: 0 on success, not 0 on failure
  4236. */
  4237. static QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4238. {
  4239. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4240. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4241. struct dp_soc *soc = pdev->soc;
  4242. uint8_t pdev_id;
  4243. int mac_id;
  4244. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4245. pdev_id = pdev->pdev_id;
  4246. soc = pdev->soc;
  4247. qdf_spin_lock_bh(&pdev->mon_lock);
  4248. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4249. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4250. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4251. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4252. pdev, mac_id,
  4253. htt_tlv_filter);
  4254. if (status != QDF_STATUS_SUCCESS) {
  4255. dp_err("Failed to send tlv filter for monitor mode rings");
  4256. return status;
  4257. }
  4258. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4259. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4260. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  4261. &htt_tlv_filter);
  4262. }
  4263. pdev->monitor_vdev = NULL;
  4264. qdf_spin_unlock_bh(&pdev->mon_lock);
  4265. return QDF_STATUS_SUCCESS;
  4266. }
  4267. /**
  4268. * dp_set_nac() - set peer_nac
  4269. * @peer_handle: Datapath PEER handle
  4270. *
  4271. * Return: void
  4272. */
  4273. static void dp_set_nac(struct cdp_peer *peer_handle)
  4274. {
  4275. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4276. peer->nac = 1;
  4277. }
  4278. /**
  4279. * dp_get_tx_pending() - read pending tx
  4280. * @pdev_handle: Datapath PDEV handle
  4281. *
  4282. * Return: outstanding tx
  4283. */
  4284. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4285. {
  4286. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4287. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4288. }
  4289. /**
  4290. * dp_get_peer_mac_from_peer_id() - get peer mac
  4291. * @pdev_handle: Datapath PDEV handle
  4292. * @peer_id: Peer ID
  4293. * @peer_mac: MAC addr of PEER
  4294. *
  4295. * Return: void
  4296. */
  4297. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4298. uint32_t peer_id, uint8_t *peer_mac)
  4299. {
  4300. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4301. struct dp_peer *peer;
  4302. if (pdev && peer_mac) {
  4303. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4304. if (peer) {
  4305. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4306. DP_MAC_ADDR_LEN);
  4307. dp_peer_unref_del_find_by_id(peer);
  4308. }
  4309. }
  4310. }
  4311. /**
  4312. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4313. * @vdev_handle: Datapath VDEV handle
  4314. * @smart_monitor: Flag to denote if its smart monitor mode
  4315. *
  4316. * Return: 0 on success, not 0 on failure
  4317. */
  4318. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4319. uint8_t smart_monitor)
  4320. {
  4321. /* Many monitor VAPs can exists in a system but only one can be up at
  4322. * anytime
  4323. */
  4324. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4325. struct dp_pdev *pdev;
  4326. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4327. struct dp_soc *soc;
  4328. uint8_t pdev_id;
  4329. int mac_id;
  4330. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4331. qdf_assert(vdev);
  4332. pdev = vdev->pdev;
  4333. pdev_id = pdev->pdev_id;
  4334. soc = pdev->soc;
  4335. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4336. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4337. pdev, pdev_id, soc, vdev);
  4338. /*Check if current pdev's monitor_vdev exists */
  4339. if (pdev->monitor_vdev) {
  4340. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4341. "vdev=%pK", vdev);
  4342. qdf_assert(vdev);
  4343. }
  4344. pdev->monitor_vdev = vdev;
  4345. /* If smart monitor mode, do not configure monitor ring */
  4346. if (smart_monitor)
  4347. return QDF_STATUS_SUCCESS;
  4348. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4349. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4350. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4351. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4352. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4353. pdev->mo_data_filter);
  4354. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4355. htt_tlv_filter.mpdu_start = 1;
  4356. htt_tlv_filter.msdu_start = 1;
  4357. htt_tlv_filter.packet = 1;
  4358. htt_tlv_filter.msdu_end = 1;
  4359. htt_tlv_filter.mpdu_end = 1;
  4360. htt_tlv_filter.packet_header = 1;
  4361. htt_tlv_filter.attention = 1;
  4362. htt_tlv_filter.ppdu_start = 0;
  4363. htt_tlv_filter.ppdu_end = 0;
  4364. htt_tlv_filter.ppdu_end_user_stats = 0;
  4365. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4366. htt_tlv_filter.ppdu_end_status_done = 0;
  4367. htt_tlv_filter.header_per_msdu = 1;
  4368. htt_tlv_filter.enable_fp =
  4369. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4370. htt_tlv_filter.enable_md = 0;
  4371. htt_tlv_filter.enable_mo =
  4372. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4373. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4374. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4375. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4376. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4377. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4378. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4379. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4380. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4381. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4382. pdev, mac_id,
  4383. htt_tlv_filter);
  4384. if (status != QDF_STATUS_SUCCESS) {
  4385. dp_err("Failed to send tlv filter for monitor mode rings");
  4386. return status;
  4387. }
  4388. }
  4389. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4390. htt_tlv_filter.mpdu_start = 1;
  4391. htt_tlv_filter.msdu_start = 0;
  4392. htt_tlv_filter.packet = 0;
  4393. htt_tlv_filter.msdu_end = 0;
  4394. htt_tlv_filter.mpdu_end = 0;
  4395. htt_tlv_filter.attention = 0;
  4396. htt_tlv_filter.ppdu_start = 1;
  4397. htt_tlv_filter.ppdu_end = 1;
  4398. htt_tlv_filter.ppdu_end_user_stats = 1;
  4399. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4400. htt_tlv_filter.ppdu_end_status_done = 1;
  4401. htt_tlv_filter.enable_fp = 1;
  4402. htt_tlv_filter.enable_md = 0;
  4403. htt_tlv_filter.enable_mo = 1;
  4404. if (pdev->mcopy_mode) {
  4405. htt_tlv_filter.packet_header = 1;
  4406. }
  4407. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4408. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4409. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4410. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4411. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4412. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4413. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4414. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4415. pdev->pdev_id);
  4416. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4417. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4418. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4419. }
  4420. return QDF_STATUS_SUCCESS;
  4421. }
  4422. /**
  4423. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4424. * @pdev_handle: Datapath PDEV handle
  4425. * @filter_val: Flag to select Filter for monitor mode
  4426. * Return: 0 on success, not 0 on failure
  4427. */
  4428. static QDF_STATUS
  4429. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4430. struct cdp_monitor_filter *filter_val)
  4431. {
  4432. /* Many monitor VAPs can exists in a system but only one can be up at
  4433. * anytime
  4434. */
  4435. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4436. struct dp_vdev *vdev = pdev->monitor_vdev;
  4437. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4438. struct dp_soc *soc;
  4439. uint8_t pdev_id;
  4440. int mac_id;
  4441. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4442. pdev_id = pdev->pdev_id;
  4443. soc = pdev->soc;
  4444. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4445. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4446. pdev, pdev_id, soc, vdev);
  4447. /*Check if current pdev's monitor_vdev exists */
  4448. if (!pdev->monitor_vdev) {
  4449. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4450. "vdev=%pK", vdev);
  4451. qdf_assert(vdev);
  4452. }
  4453. /* update filter mode, type in pdev structure */
  4454. pdev->mon_filter_mode = filter_val->mode;
  4455. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  4456. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  4457. pdev->fp_data_filter = filter_val->fp_data;
  4458. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  4459. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  4460. pdev->mo_data_filter = filter_val->mo_data;
  4461. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4462. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4463. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4464. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4465. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4466. pdev->mo_data_filter);
  4467. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4468. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4469. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4470. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4471. pdev, mac_id,
  4472. htt_tlv_filter);
  4473. if (status != QDF_STATUS_SUCCESS) {
  4474. dp_err("Failed to send tlv filter for monitor mode rings");
  4475. return status;
  4476. }
  4477. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4478. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4479. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4480. }
  4481. htt_tlv_filter.mpdu_start = 1;
  4482. htt_tlv_filter.msdu_start = 1;
  4483. htt_tlv_filter.packet = 1;
  4484. htt_tlv_filter.msdu_end = 1;
  4485. htt_tlv_filter.mpdu_end = 1;
  4486. htt_tlv_filter.packet_header = 1;
  4487. htt_tlv_filter.attention = 1;
  4488. htt_tlv_filter.ppdu_start = 0;
  4489. htt_tlv_filter.ppdu_end = 0;
  4490. htt_tlv_filter.ppdu_end_user_stats = 0;
  4491. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4492. htt_tlv_filter.ppdu_end_status_done = 0;
  4493. htt_tlv_filter.header_per_msdu = 1;
  4494. htt_tlv_filter.enable_fp =
  4495. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4496. htt_tlv_filter.enable_md = 0;
  4497. htt_tlv_filter.enable_mo =
  4498. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4499. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4500. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4501. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4502. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4503. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4504. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4505. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4506. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4507. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4508. pdev, mac_id,
  4509. htt_tlv_filter);
  4510. if (status != QDF_STATUS_SUCCESS) {
  4511. dp_err("Failed to send tlv filter for monitor mode rings");
  4512. return status;
  4513. }
  4514. }
  4515. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4516. htt_tlv_filter.mpdu_start = 1;
  4517. htt_tlv_filter.msdu_start = 0;
  4518. htt_tlv_filter.packet = 0;
  4519. htt_tlv_filter.msdu_end = 0;
  4520. htt_tlv_filter.mpdu_end = 0;
  4521. htt_tlv_filter.attention = 0;
  4522. htt_tlv_filter.ppdu_start = 1;
  4523. htt_tlv_filter.ppdu_end = 1;
  4524. htt_tlv_filter.ppdu_end_user_stats = 1;
  4525. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4526. htt_tlv_filter.ppdu_end_status_done = 1;
  4527. htt_tlv_filter.enable_fp = 1;
  4528. htt_tlv_filter.enable_md = 0;
  4529. htt_tlv_filter.enable_mo = 1;
  4530. if (pdev->mcopy_mode) {
  4531. htt_tlv_filter.packet_header = 1;
  4532. }
  4533. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4534. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4535. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4536. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4537. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4538. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4539. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4540. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4541. pdev->pdev_id);
  4542. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4543. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4544. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4545. }
  4546. return QDF_STATUS_SUCCESS;
  4547. }
  4548. /**
  4549. * dp_get_pdev_id_frm_pdev() - get pdev_id
  4550. * @pdev_handle: Datapath PDEV handle
  4551. *
  4552. * Return: pdev_id
  4553. */
  4554. static
  4555. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  4556. {
  4557. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4558. return pdev->pdev_id;
  4559. }
  4560. /**
  4561. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  4562. * @pdev_handle: Datapath PDEV handle
  4563. * @chan_noise_floor: Channel Noise Floor
  4564. *
  4565. * Return: void
  4566. */
  4567. static
  4568. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  4569. int16_t chan_noise_floor)
  4570. {
  4571. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4572. pdev->chan_noise_floor = chan_noise_floor;
  4573. }
  4574. /**
  4575. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  4576. * @vdev_handle: Datapath VDEV handle
  4577. * Return: true on ucast filter flag set
  4578. */
  4579. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  4580. {
  4581. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4582. struct dp_pdev *pdev;
  4583. pdev = vdev->pdev;
  4584. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  4585. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  4586. return true;
  4587. return false;
  4588. }
  4589. /**
  4590. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  4591. * @vdev_handle: Datapath VDEV handle
  4592. * Return: true on mcast filter flag set
  4593. */
  4594. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  4595. {
  4596. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4597. struct dp_pdev *pdev;
  4598. pdev = vdev->pdev;
  4599. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  4600. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  4601. return true;
  4602. return false;
  4603. }
  4604. /**
  4605. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  4606. * @vdev_handle: Datapath VDEV handle
  4607. * Return: true on non data filter flag set
  4608. */
  4609. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  4610. {
  4611. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4612. struct dp_pdev *pdev;
  4613. pdev = vdev->pdev;
  4614. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  4615. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  4616. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  4617. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  4618. return true;
  4619. }
  4620. }
  4621. return false;
  4622. }
  4623. #ifdef MESH_MODE_SUPPORT
  4624. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  4625. {
  4626. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4627. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4628. FL("val %d"), val);
  4629. vdev->mesh_vdev = val;
  4630. }
  4631. /*
  4632. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  4633. * @vdev_hdl: virtual device object
  4634. * @val: value to be set
  4635. *
  4636. * Return: void
  4637. */
  4638. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  4639. {
  4640. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4641. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4642. FL("val %d"), val);
  4643. vdev->mesh_rx_filter = val;
  4644. }
  4645. #endif
  4646. /*
  4647. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  4648. * Current scope is bar received count
  4649. *
  4650. * @pdev_handle: DP_PDEV handle
  4651. *
  4652. * Return: void
  4653. */
  4654. #define STATS_PROC_TIMEOUT (HZ/1000)
  4655. static void
  4656. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  4657. {
  4658. struct dp_vdev *vdev;
  4659. struct dp_peer *peer;
  4660. uint32_t waitcnt;
  4661. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4662. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4663. if (!peer) {
  4664. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4665. FL("DP Invalid Peer refernce"));
  4666. return;
  4667. }
  4668. if (peer->delete_in_progress) {
  4669. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4670. FL("DP Peer deletion in progress"));
  4671. continue;
  4672. }
  4673. qdf_atomic_inc(&peer->ref_cnt);
  4674. waitcnt = 0;
  4675. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  4676. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  4677. && waitcnt < 10) {
  4678. schedule_timeout_interruptible(
  4679. STATS_PROC_TIMEOUT);
  4680. waitcnt++;
  4681. }
  4682. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  4683. dp_peer_unref_delete(peer);
  4684. }
  4685. }
  4686. }
  4687. /**
  4688. * dp_rx_bar_stats_cb(): BAR received stats callback
  4689. * @soc: SOC handle
  4690. * @cb_ctxt: Call back context
  4691. * @reo_status: Reo status
  4692. *
  4693. * return: void
  4694. */
  4695. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  4696. union hal_reo_status *reo_status)
  4697. {
  4698. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  4699. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  4700. if (!qdf_atomic_read(&soc->cmn_init_done))
  4701. return;
  4702. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  4703. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  4704. queue_status->header.status);
  4705. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4706. return;
  4707. }
  4708. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  4709. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4710. }
  4711. /**
  4712. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  4713. * @vdev: DP VDEV handle
  4714. *
  4715. * return: void
  4716. */
  4717. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  4718. struct cdp_vdev_stats *vdev_stats)
  4719. {
  4720. struct dp_peer *peer = NULL;
  4721. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  4722. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  4723. dp_update_vdev_stats(vdev_stats, peer);
  4724. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4725. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  4726. vdev_stats, vdev->vdev_id,
  4727. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  4728. #endif
  4729. }
  4730. /**
  4731. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  4732. * @pdev: DP PDEV handle
  4733. *
  4734. * return: void
  4735. */
  4736. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  4737. {
  4738. struct dp_vdev *vdev = NULL;
  4739. struct cdp_vdev_stats *vdev_stats =
  4740. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4741. if (!vdev_stats) {
  4742. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4743. "DP alloc failure - unable to get alloc vdev stats");
  4744. return;
  4745. }
  4746. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  4747. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  4748. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  4749. if (pdev->mcopy_mode)
  4750. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  4751. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4752. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4753. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4754. dp_update_pdev_stats(pdev, vdev_stats);
  4755. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  4756. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  4757. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  4758. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  4759. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  4760. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  4761. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  4762. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  4763. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host.num);
  4764. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  4765. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host.num);
  4766. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  4767. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  4768. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  4769. DP_STATS_AGGR(pdev, vdev,
  4770. tx_i.mcast_en.dropped_map_error);
  4771. DP_STATS_AGGR(pdev, vdev,
  4772. tx_i.mcast_en.dropped_self_mac);
  4773. DP_STATS_AGGR(pdev, vdev,
  4774. tx_i.mcast_en.dropped_send_fail);
  4775. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  4776. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  4777. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  4778. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  4779. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na.num);
  4780. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  4781. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.headroom_insufficient);
  4782. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  4783. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  4784. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  4785. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  4786. pdev->stats.tx_i.dropped.dropped_pkt.num =
  4787. pdev->stats.tx_i.dropped.dma_error +
  4788. pdev->stats.tx_i.dropped.ring_full +
  4789. pdev->stats.tx_i.dropped.enqueue_fail +
  4790. pdev->stats.tx_i.dropped.desc_na.num +
  4791. pdev->stats.tx_i.dropped.res_full;
  4792. pdev->stats.tx.last_ack_rssi =
  4793. vdev->stats.tx.last_ack_rssi;
  4794. pdev->stats.tx_i.tso.num_seg =
  4795. vdev->stats.tx_i.tso.num_seg;
  4796. }
  4797. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4798. qdf_mem_free(vdev_stats);
  4799. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4800. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  4801. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  4802. #endif
  4803. }
  4804. /**
  4805. * dp_vdev_getstats() - get vdev packet level stats
  4806. * @vdev_handle: Datapath VDEV handle
  4807. * @stats: cdp network device stats structure
  4808. *
  4809. * Return: void
  4810. */
  4811. static void dp_vdev_getstats(void *vdev_handle,
  4812. struct cdp_dev_stats *stats)
  4813. {
  4814. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4815. struct cdp_vdev_stats *vdev_stats =
  4816. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4817. if (!vdev_stats) {
  4818. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4819. "DP alloc failure - unable to get alloc vdev stats");
  4820. return;
  4821. }
  4822. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4823. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  4824. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  4825. stats->tx_errors = vdev_stats->tx.tx_failed +
  4826. vdev_stats->tx_i.dropped.dropped_pkt.num;
  4827. stats->tx_dropped = stats->tx_errors;
  4828. stats->rx_packets = vdev_stats->rx.unicast.num +
  4829. vdev_stats->rx.multicast.num +
  4830. vdev_stats->rx.bcast.num;
  4831. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  4832. vdev_stats->rx.multicast.bytes +
  4833. vdev_stats->rx.bcast.bytes;
  4834. }
  4835. /**
  4836. * dp_pdev_getstats() - get pdev packet level stats
  4837. * @pdev_handle: Datapath PDEV handle
  4838. * @stats: cdp network device stats structure
  4839. *
  4840. * Return: void
  4841. */
  4842. static void dp_pdev_getstats(void *pdev_handle,
  4843. struct cdp_dev_stats *stats)
  4844. {
  4845. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4846. dp_aggregate_pdev_stats(pdev);
  4847. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  4848. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  4849. stats->tx_errors = pdev->stats.tx.tx_failed +
  4850. pdev->stats.tx_i.dropped.dropped_pkt.num;
  4851. stats->tx_dropped = stats->tx_errors;
  4852. stats->rx_packets = pdev->stats.rx.unicast.num +
  4853. pdev->stats.rx.multicast.num +
  4854. pdev->stats.rx.bcast.num;
  4855. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  4856. pdev->stats.rx.multicast.bytes +
  4857. pdev->stats.rx.bcast.bytes;
  4858. }
  4859. /**
  4860. * dp_get_device_stats() - get interface level packet stats
  4861. * @handle: device handle
  4862. * @stats: cdp network device stats structure
  4863. * @type: device type pdev/vdev
  4864. *
  4865. * Return: void
  4866. */
  4867. static void dp_get_device_stats(void *handle,
  4868. struct cdp_dev_stats *stats, uint8_t type)
  4869. {
  4870. switch (type) {
  4871. case UPDATE_VDEV_STATS:
  4872. dp_vdev_getstats(handle, stats);
  4873. break;
  4874. case UPDATE_PDEV_STATS:
  4875. dp_pdev_getstats(handle, stats);
  4876. break;
  4877. default:
  4878. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4879. "apstats cannot be updated for this input "
  4880. "type %d", type);
  4881. break;
  4882. }
  4883. }
  4884. /**
  4885. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  4886. * @pdev: DP_PDEV Handle
  4887. *
  4888. * Return:void
  4889. */
  4890. static inline void
  4891. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  4892. {
  4893. uint8_t index = 0;
  4894. DP_PRINT_STATS("PDEV Tx Stats:\n");
  4895. DP_PRINT_STATS("Received From Stack:");
  4896. DP_PRINT_STATS(" Packets = %d",
  4897. pdev->stats.tx_i.rcvd.num);
  4898. DP_PRINT_STATS(" Bytes = %llu",
  4899. pdev->stats.tx_i.rcvd.bytes);
  4900. DP_PRINT_STATS("Processed:");
  4901. DP_PRINT_STATS(" Packets = %d",
  4902. pdev->stats.tx_i.processed.num);
  4903. DP_PRINT_STATS(" Bytes = %llu",
  4904. pdev->stats.tx_i.processed.bytes);
  4905. DP_PRINT_STATS("Total Completions:");
  4906. DP_PRINT_STATS(" Packets = %u",
  4907. pdev->stats.tx.comp_pkt.num);
  4908. DP_PRINT_STATS(" Bytes = %llu",
  4909. pdev->stats.tx.comp_pkt.bytes);
  4910. DP_PRINT_STATS("Successful Completions:");
  4911. DP_PRINT_STATS(" Packets = %u",
  4912. pdev->stats.tx.tx_success.num);
  4913. DP_PRINT_STATS(" Bytes = %llu",
  4914. pdev->stats.tx.tx_success.bytes);
  4915. DP_PRINT_STATS("Dropped:");
  4916. DP_PRINT_STATS(" Total = %d",
  4917. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4918. DP_PRINT_STATS(" Dma_map_error = %d",
  4919. pdev->stats.tx_i.dropped.dma_error);
  4920. DP_PRINT_STATS(" Ring Full = %d",
  4921. pdev->stats.tx_i.dropped.ring_full);
  4922. DP_PRINT_STATS(" Descriptor Not available = %d",
  4923. pdev->stats.tx_i.dropped.desc_na.num);
  4924. DP_PRINT_STATS(" HW enqueue failed= %d",
  4925. pdev->stats.tx_i.dropped.enqueue_fail);
  4926. DP_PRINT_STATS(" Resources Full = %d",
  4927. pdev->stats.tx_i.dropped.res_full);
  4928. DP_PRINT_STATS(" FW removed Pkts = %u",
  4929. pdev->stats.tx.dropped.fw_rem.num);
  4930. DP_PRINT_STATS(" FW removed bytes= %llu",
  4931. pdev->stats.tx.dropped.fw_rem.bytes);
  4932. DP_PRINT_STATS(" FW removed transmitted = %d",
  4933. pdev->stats.tx.dropped.fw_rem_tx);
  4934. DP_PRINT_STATS(" FW removed untransmitted = %d",
  4935. pdev->stats.tx.dropped.fw_rem_notx);
  4936. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  4937. pdev->stats.tx.dropped.fw_reason1);
  4938. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  4939. pdev->stats.tx.dropped.fw_reason2);
  4940. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  4941. pdev->stats.tx.dropped.fw_reason3);
  4942. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  4943. pdev->stats.tx.dropped.age_out);
  4944. DP_PRINT_STATS(" headroom insufficient = %d",
  4945. pdev->stats.tx_i.dropped.headroom_insufficient);
  4946. DP_PRINT_STATS(" Multicast:");
  4947. DP_PRINT_STATS(" Packets: %u",
  4948. pdev->stats.tx.mcast.num);
  4949. DP_PRINT_STATS(" Bytes: %llu",
  4950. pdev->stats.tx.mcast.bytes);
  4951. DP_PRINT_STATS("Scatter Gather:");
  4952. DP_PRINT_STATS(" Packets = %d",
  4953. pdev->stats.tx_i.sg.sg_pkt.num);
  4954. DP_PRINT_STATS(" Bytes = %llu",
  4955. pdev->stats.tx_i.sg.sg_pkt.bytes);
  4956. DP_PRINT_STATS(" Dropped By Host = %d",
  4957. pdev->stats.tx_i.sg.dropped_host.num);
  4958. DP_PRINT_STATS(" Dropped By Target = %d",
  4959. pdev->stats.tx_i.sg.dropped_target);
  4960. DP_PRINT_STATS("TSO:");
  4961. DP_PRINT_STATS(" Number of Segments = %d",
  4962. pdev->stats.tx_i.tso.num_seg);
  4963. DP_PRINT_STATS(" Packets = %d",
  4964. pdev->stats.tx_i.tso.tso_pkt.num);
  4965. DP_PRINT_STATS(" Bytes = %llu",
  4966. pdev->stats.tx_i.tso.tso_pkt.bytes);
  4967. DP_PRINT_STATS(" Dropped By Host = %d",
  4968. pdev->stats.tx_i.tso.dropped_host.num);
  4969. DP_PRINT_STATS("Mcast Enhancement:");
  4970. DP_PRINT_STATS(" Packets = %d",
  4971. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  4972. DP_PRINT_STATS(" Bytes = %llu",
  4973. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  4974. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  4975. pdev->stats.tx_i.mcast_en.dropped_map_error);
  4976. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  4977. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  4978. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  4979. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  4980. DP_PRINT_STATS(" Unicast sent = %d",
  4981. pdev->stats.tx_i.mcast_en.ucast);
  4982. DP_PRINT_STATS("Raw:");
  4983. DP_PRINT_STATS(" Packets = %d",
  4984. pdev->stats.tx_i.raw.raw_pkt.num);
  4985. DP_PRINT_STATS(" Bytes = %llu",
  4986. pdev->stats.tx_i.raw.raw_pkt.bytes);
  4987. DP_PRINT_STATS(" DMA map error = %d",
  4988. pdev->stats.tx_i.raw.dma_map_error);
  4989. DP_PRINT_STATS("Reinjected:");
  4990. DP_PRINT_STATS(" Packets = %d",
  4991. pdev->stats.tx_i.reinject_pkts.num);
  4992. DP_PRINT_STATS(" Bytes = %llu\n",
  4993. pdev->stats.tx_i.reinject_pkts.bytes);
  4994. DP_PRINT_STATS("Inspected:");
  4995. DP_PRINT_STATS(" Packets = %d",
  4996. pdev->stats.tx_i.inspect_pkts.num);
  4997. DP_PRINT_STATS(" Bytes = %llu",
  4998. pdev->stats.tx_i.inspect_pkts.bytes);
  4999. DP_PRINT_STATS("Nawds Multicast:");
  5000. DP_PRINT_STATS(" Packets = %d",
  5001. pdev->stats.tx_i.nawds_mcast.num);
  5002. DP_PRINT_STATS(" Bytes = %llu",
  5003. pdev->stats.tx_i.nawds_mcast.bytes);
  5004. DP_PRINT_STATS("CCE Classified:");
  5005. DP_PRINT_STATS(" CCE Classified Packets: %u",
  5006. pdev->stats.tx_i.cce_classified);
  5007. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  5008. pdev->stats.tx_i.cce_classified_raw);
  5009. DP_PRINT_STATS("Mesh stats:");
  5010. DP_PRINT_STATS(" frames to firmware: %u",
  5011. pdev->stats.tx_i.mesh.exception_fw);
  5012. DP_PRINT_STATS(" completions from fw: %u",
  5013. pdev->stats.tx_i.mesh.completion_fw);
  5014. DP_PRINT_STATS("PPDU stats counter");
  5015. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  5016. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  5017. pdev->stats.ppdu_stats_counter[index]);
  5018. }
  5019. }
  5020. /**
  5021. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  5022. * @pdev: DP_PDEV Handle
  5023. *
  5024. * Return: void
  5025. */
  5026. static inline void
  5027. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5028. {
  5029. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5030. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5031. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5032. pdev->stats.rx.rcvd_reo[0].num,
  5033. pdev->stats.rx.rcvd_reo[1].num,
  5034. pdev->stats.rx.rcvd_reo[2].num,
  5035. pdev->stats.rx.rcvd_reo[3].num);
  5036. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5037. pdev->stats.rx.rcvd_reo[0].bytes,
  5038. pdev->stats.rx.rcvd_reo[1].bytes,
  5039. pdev->stats.rx.rcvd_reo[2].bytes,
  5040. pdev->stats.rx.rcvd_reo[3].bytes);
  5041. DP_PRINT_STATS("Replenished:");
  5042. DP_PRINT_STATS(" Packets = %d",
  5043. pdev->stats.replenish.pkts.num);
  5044. DP_PRINT_STATS(" Bytes = %llu",
  5045. pdev->stats.replenish.pkts.bytes);
  5046. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5047. pdev->stats.buf_freelist);
  5048. DP_PRINT_STATS(" Low threshold intr = %d",
  5049. pdev->stats.replenish.low_thresh_intrs);
  5050. DP_PRINT_STATS("Dropped:");
  5051. DP_PRINT_STATS(" msdu_not_done = %d",
  5052. pdev->stats.dropped.msdu_not_done);
  5053. DP_PRINT_STATS(" mon_rx_drop = %d",
  5054. pdev->stats.dropped.mon_rx_drop);
  5055. DP_PRINT_STATS(" mec_drop = %d",
  5056. pdev->stats.rx.mec_drop.num);
  5057. DP_PRINT_STATS(" Bytes = %llu",
  5058. pdev->stats.rx.mec_drop.bytes);
  5059. DP_PRINT_STATS("Sent To Stack:");
  5060. DP_PRINT_STATS(" Packets = %d",
  5061. pdev->stats.rx.to_stack.num);
  5062. DP_PRINT_STATS(" Bytes = %llu",
  5063. pdev->stats.rx.to_stack.bytes);
  5064. DP_PRINT_STATS("Multicast/Broadcast:");
  5065. DP_PRINT_STATS(" Packets = %d",
  5066. pdev->stats.rx.multicast.num);
  5067. DP_PRINT_STATS(" Bytes = %llu",
  5068. pdev->stats.rx.multicast.bytes);
  5069. DP_PRINT_STATS("Errors:");
  5070. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5071. pdev->stats.replenish.rxdma_err);
  5072. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5073. pdev->stats.err.desc_alloc_fail);
  5074. DP_PRINT_STATS(" IP checksum error = %d",
  5075. pdev->stats.err.ip_csum_err);
  5076. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5077. pdev->stats.err.tcp_udp_csum_err);
  5078. /* Get bar_recv_cnt */
  5079. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5080. DP_PRINT_STATS("BAR Received Count: = %d",
  5081. pdev->stats.rx.bar_recv_cnt);
  5082. }
  5083. /**
  5084. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  5085. * @pdev: DP_PDEV Handle
  5086. *
  5087. * Return: void
  5088. */
  5089. static inline void
  5090. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5091. {
  5092. struct cdp_pdev_mon_stats *rx_mon_stats;
  5093. rx_mon_stats = &pdev->rx_mon_stats;
  5094. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5095. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  5096. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5097. rx_mon_stats->status_ppdu_done);
  5098. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5099. rx_mon_stats->dest_ppdu_done);
  5100. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5101. rx_mon_stats->dest_mpdu_done);
  5102. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5103. rx_mon_stats->dest_mpdu_drop);
  5104. }
  5105. /**
  5106. * dp_print_soc_tx_stats(): Print SOC level stats
  5107. * @soc DP_SOC Handle
  5108. *
  5109. * Return: void
  5110. */
  5111. static inline void
  5112. dp_print_soc_tx_stats(struct dp_soc *soc)
  5113. {
  5114. uint8_t desc_pool_id;
  5115. soc->stats.tx.desc_in_use = 0;
  5116. DP_PRINT_STATS("SOC Tx Stats:\n");
  5117. for (desc_pool_id = 0;
  5118. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5119. desc_pool_id++)
  5120. soc->stats.tx.desc_in_use +=
  5121. soc->tx_desc[desc_pool_id].num_allocated;
  5122. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5123. soc->stats.tx.desc_in_use);
  5124. DP_PRINT_STATS("Invalid peer:");
  5125. DP_PRINT_STATS(" Packets = %d",
  5126. soc->stats.tx.tx_invalid_peer.num);
  5127. DP_PRINT_STATS(" Bytes = %llu",
  5128. soc->stats.tx.tx_invalid_peer.bytes);
  5129. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5130. soc->stats.tx.tcl_ring_full[0],
  5131. soc->stats.tx.tcl_ring_full[1],
  5132. soc->stats.tx.tcl_ring_full[2]);
  5133. }
  5134. /**
  5135. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5136. * @soc: DP_SOC Handle
  5137. *
  5138. * Return:void
  5139. */
  5140. static inline void
  5141. dp_print_soc_rx_stats(struct dp_soc *soc)
  5142. {
  5143. uint32_t i;
  5144. char reo_error[DP_REO_ERR_LENGTH];
  5145. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5146. uint8_t index = 0;
  5147. DP_PRINT_STATS("SOC Rx Stats:\n");
  5148. DP_PRINT_STATS("Fragmented packets: %u",
  5149. soc->stats.rx.rx_frags);
  5150. DP_PRINT_STATS("Reo reinjected packets: %u",
  5151. soc->stats.rx.reo_reinject);
  5152. DP_PRINT_STATS("Errors:\n");
  5153. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5154. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5155. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5156. DP_PRINT_STATS("Invalid RBM = %d",
  5157. soc->stats.rx.err.invalid_rbm);
  5158. DP_PRINT_STATS("Invalid Vdev = %d",
  5159. soc->stats.rx.err.invalid_vdev);
  5160. DP_PRINT_STATS("Invalid Pdev = %d",
  5161. soc->stats.rx.err.invalid_pdev);
  5162. DP_PRINT_STATS("Invalid Peer = %d",
  5163. soc->stats.rx.err.rx_invalid_peer.num);
  5164. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5165. soc->stats.rx.err.hal_ring_access_fail);
  5166. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  5167. DP_PRINT_STATS("RX HP out_of_sync: %d", soc->stats.rx.hp_oos);
  5168. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5169. index += qdf_snprint(&rxdma_error[index],
  5170. DP_RXDMA_ERR_LENGTH - index,
  5171. " %d", soc->stats.rx.err.rxdma_error[i]);
  5172. }
  5173. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  5174. rxdma_error);
  5175. index = 0;
  5176. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5177. index += qdf_snprint(&reo_error[index],
  5178. DP_REO_ERR_LENGTH - index,
  5179. " %d", soc->stats.rx.err.reo_error[i]);
  5180. }
  5181. DP_PRINT_STATS("REO Error(0-14):%s",
  5182. reo_error);
  5183. }
  5184. /**
  5185. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  5186. * @soc: DP_SOC handle
  5187. * @srng: DP_SRNG handle
  5188. * @ring_name: SRNG name
  5189. *
  5190. * Return: void
  5191. */
  5192. static void
  5193. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  5194. char *ring_name)
  5195. {
  5196. uint32_t tailp;
  5197. uint32_t headp;
  5198. if (soc && srng && srng->hal_srng) {
  5199. hal_api_get_tphp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  5200. DP_PRINT_STATS("%s : Head pointer = %d Tail Pointer = %d",
  5201. ring_name, headp, tailp);
  5202. }
  5203. }
  5204. /**
  5205. * dp_print_mon_ring_stats_from_hal() - Print stat for monitor rings based
  5206. * on target
  5207. * @pdev: physical device handle
  5208. * @mac_id: mac id
  5209. *
  5210. * Return: void
  5211. */
  5212. static inline
  5213. void dp_print_mon_ring_stat_from_hal(struct dp_pdev *pdev, uint8_t mac_id)
  5214. {
  5215. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable) {
  5216. dp_print_ring_stat_from_hal(pdev->soc,
  5217. &pdev->rxdma_mon_buf_ring[mac_id],
  5218. "Rxdma Mon Buf Ring");
  5219. dp_print_ring_stat_from_hal(pdev->soc,
  5220. &pdev->rxdma_mon_dst_ring[mac_id],
  5221. "Rxdma Mon Dst Ring");
  5222. dp_print_ring_stat_from_hal(pdev->soc,
  5223. &pdev->rxdma_mon_desc_ring[mac_id],
  5224. "Rxdma mon desc Ring");
  5225. }
  5226. dp_print_ring_stat_from_hal(pdev->soc,
  5227. &pdev->rxdma_mon_status_ring[mac_id],
  5228. "Rxdma Mon Status Ring");
  5229. }
  5230. /**
  5231. * dp_print_ring_stats(): Print tail and head pointer
  5232. * @pdev: DP_PDEV handle
  5233. *
  5234. * Return:void
  5235. */
  5236. static inline void
  5237. dp_print_ring_stats(struct dp_pdev *pdev)
  5238. {
  5239. uint32_t i;
  5240. char ring_name[STR_MAXLEN + 1];
  5241. int mac_id;
  5242. dp_print_ring_stat_from_hal(pdev->soc,
  5243. &pdev->soc->reo_exception_ring,
  5244. "Reo Exception Ring");
  5245. dp_print_ring_stat_from_hal(pdev->soc,
  5246. &pdev->soc->reo_reinject_ring,
  5247. "Reo Inject Ring");
  5248. dp_print_ring_stat_from_hal(pdev->soc,
  5249. &pdev->soc->reo_cmd_ring,
  5250. "Reo Command Ring");
  5251. dp_print_ring_stat_from_hal(pdev->soc,
  5252. &pdev->soc->reo_status_ring,
  5253. "Reo Status Ring");
  5254. dp_print_ring_stat_from_hal(pdev->soc,
  5255. &pdev->soc->rx_rel_ring,
  5256. "Rx Release ring");
  5257. dp_print_ring_stat_from_hal(pdev->soc,
  5258. &pdev->soc->tcl_cmd_ring,
  5259. "Tcl command Ring");
  5260. dp_print_ring_stat_from_hal(pdev->soc,
  5261. &pdev->soc->tcl_status_ring,
  5262. "Tcl Status Ring");
  5263. dp_print_ring_stat_from_hal(pdev->soc,
  5264. &pdev->soc->wbm_desc_rel_ring,
  5265. "Wbm Desc Rel Ring");
  5266. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  5267. snprintf(ring_name, STR_MAXLEN, "Reo Dest Ring %d", i);
  5268. dp_print_ring_stat_from_hal(pdev->soc,
  5269. &pdev->soc->reo_dest_ring[i],
  5270. ring_name);
  5271. }
  5272. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++) {
  5273. snprintf(ring_name, STR_MAXLEN, "Tcl Data Ring %d", i);
  5274. dp_print_ring_stat_from_hal(pdev->soc,
  5275. &pdev->soc->tcl_data_ring[i],
  5276. ring_name);
  5277. }
  5278. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  5279. snprintf(ring_name, STR_MAXLEN, "Tx Comp Ring %d", i);
  5280. dp_print_ring_stat_from_hal(pdev->soc,
  5281. &pdev->soc->tx_comp_ring[i],
  5282. ring_name);
  5283. }
  5284. dp_print_ring_stat_from_hal(pdev->soc,
  5285. &pdev->rx_refill_buf_ring,
  5286. "Rx Refill Buf Ring");
  5287. dp_print_ring_stat_from_hal(pdev->soc,
  5288. &pdev->rx_refill_buf_ring2,
  5289. "Second Rx Refill Buf Ring");
  5290. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5291. dp_print_mon_ring_stat_from_hal(pdev, mac_id);
  5292. }
  5293. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++) {
  5294. snprintf(ring_name, STR_MAXLEN, "Rxdma err dst ring %d", i);
  5295. dp_print_ring_stat_from_hal(pdev->soc,
  5296. &pdev->rxdma_err_dst_ring[i],
  5297. ring_name);
  5298. }
  5299. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  5300. snprintf(ring_name, STR_MAXLEN, "Rx mac buf ring %d", i);
  5301. dp_print_ring_stat_from_hal(pdev->soc,
  5302. &pdev->rx_mac_buf_ring[i],
  5303. ring_name);
  5304. }
  5305. }
  5306. /**
  5307. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5308. * @vdev: DP_VDEV handle
  5309. *
  5310. * Return:void
  5311. */
  5312. static inline void
  5313. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5314. {
  5315. struct dp_peer *peer = NULL;
  5316. DP_STATS_CLR(vdev->pdev);
  5317. DP_STATS_CLR(vdev->pdev->soc);
  5318. DP_STATS_CLR(vdev);
  5319. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5320. if (!peer)
  5321. return;
  5322. DP_STATS_CLR(peer);
  5323. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5324. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5325. &peer->stats, peer->peer_ids[0],
  5326. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  5327. #endif
  5328. }
  5329. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5330. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5331. &vdev->stats, vdev->vdev_id,
  5332. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5333. #endif
  5334. }
  5335. /**
  5336. * dp_print_common_rates_info(): Print common rate for tx or rx
  5337. * @pkt_type_array: rate type array contains rate info
  5338. *
  5339. * Return:void
  5340. */
  5341. static inline void
  5342. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5343. {
  5344. uint8_t mcs, pkt_type;
  5345. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5346. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5347. if (!dp_rate_string[pkt_type][mcs].valid)
  5348. continue;
  5349. DP_PRINT_STATS(" %s = %d",
  5350. dp_rate_string[pkt_type][mcs].mcs_type,
  5351. pkt_type_array[pkt_type].mcs_count[mcs]);
  5352. }
  5353. DP_PRINT_STATS("\n");
  5354. }
  5355. }
  5356. /**
  5357. * dp_print_rx_rates(): Print Rx rate stats
  5358. * @vdev: DP_VDEV handle
  5359. *
  5360. * Return:void
  5361. */
  5362. static inline void
  5363. dp_print_rx_rates(struct dp_vdev *vdev)
  5364. {
  5365. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5366. uint8_t i;
  5367. uint8_t index = 0;
  5368. char nss[DP_NSS_LENGTH];
  5369. DP_PRINT_STATS("Rx Rate Info:\n");
  5370. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5371. index = 0;
  5372. for (i = 0; i < SS_COUNT; i++) {
  5373. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5374. " %d", pdev->stats.rx.nss[i]);
  5375. }
  5376. DP_PRINT_STATS("NSS(1-8) = %s",
  5377. nss);
  5378. DP_PRINT_STATS("SGI ="
  5379. " 0.8us %d,"
  5380. " 0.4us %d,"
  5381. " 1.6us %d,"
  5382. " 3.2us %d,",
  5383. pdev->stats.rx.sgi_count[0],
  5384. pdev->stats.rx.sgi_count[1],
  5385. pdev->stats.rx.sgi_count[2],
  5386. pdev->stats.rx.sgi_count[3]);
  5387. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5388. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5389. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5390. DP_PRINT_STATS("Reception Type ="
  5391. " SU: %d,"
  5392. " MU_MIMO:%d,"
  5393. " MU_OFDMA:%d,"
  5394. " MU_OFDMA_MIMO:%d\n",
  5395. pdev->stats.rx.reception_type[0],
  5396. pdev->stats.rx.reception_type[1],
  5397. pdev->stats.rx.reception_type[2],
  5398. pdev->stats.rx.reception_type[3]);
  5399. DP_PRINT_STATS("Aggregation:\n");
  5400. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5401. pdev->stats.rx.ampdu_cnt);
  5402. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5403. pdev->stats.rx.non_ampdu_cnt);
  5404. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5405. pdev->stats.rx.amsdu_cnt);
  5406. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  5407. pdev->stats.rx.non_amsdu_cnt);
  5408. }
  5409. /**
  5410. * dp_print_tx_rates(): Print tx rates
  5411. * @vdev: DP_VDEV handle
  5412. *
  5413. * Return:void
  5414. */
  5415. static inline void
  5416. dp_print_tx_rates(struct dp_vdev *vdev)
  5417. {
  5418. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5419. uint8_t index;
  5420. char nss[DP_NSS_LENGTH];
  5421. int nss_index;
  5422. DP_PRINT_STATS("Tx Rate Info:\n");
  5423. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  5424. DP_PRINT_STATS("SGI ="
  5425. " 0.8us %d"
  5426. " 0.4us %d"
  5427. " 1.6us %d"
  5428. " 3.2us %d",
  5429. pdev->stats.tx.sgi_count[0],
  5430. pdev->stats.tx.sgi_count[1],
  5431. pdev->stats.tx.sgi_count[2],
  5432. pdev->stats.tx.sgi_count[3]);
  5433. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5434. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  5435. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  5436. index = 0;
  5437. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  5438. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5439. " %d", pdev->stats.tx.nss[nss_index]);
  5440. }
  5441. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  5442. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  5443. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  5444. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  5445. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  5446. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  5447. DP_PRINT_STATS("Aggregation:\n");
  5448. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  5449. pdev->stats.tx.amsdu_cnt);
  5450. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  5451. pdev->stats.tx.non_amsdu_cnt);
  5452. }
  5453. /**
  5454. * dp_print_peer_stats():print peer stats
  5455. * @peer: DP_PEER handle
  5456. *
  5457. * return void
  5458. */
  5459. static inline void dp_print_peer_stats(struct dp_peer *peer)
  5460. {
  5461. uint8_t i;
  5462. uint32_t index;
  5463. char nss[DP_NSS_LENGTH];
  5464. DP_PRINT_STATS("Node Tx Stats:\n");
  5465. DP_PRINT_STATS("Total Packet Completions = %d",
  5466. peer->stats.tx.comp_pkt.num);
  5467. DP_PRINT_STATS("Total Bytes Completions = %llu",
  5468. peer->stats.tx.comp_pkt.bytes);
  5469. DP_PRINT_STATS("Success Packets = %d",
  5470. peer->stats.tx.tx_success.num);
  5471. DP_PRINT_STATS("Success Bytes = %llu",
  5472. peer->stats.tx.tx_success.bytes);
  5473. DP_PRINT_STATS("Unicast Success Packets = %d",
  5474. peer->stats.tx.ucast.num);
  5475. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  5476. peer->stats.tx.ucast.bytes);
  5477. DP_PRINT_STATS("Multicast Success Packets = %d",
  5478. peer->stats.tx.mcast.num);
  5479. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  5480. peer->stats.tx.mcast.bytes);
  5481. DP_PRINT_STATS("Broadcast Success Packets = %d",
  5482. peer->stats.tx.bcast.num);
  5483. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  5484. peer->stats.tx.bcast.bytes);
  5485. DP_PRINT_STATS("Packets Failed = %d",
  5486. peer->stats.tx.tx_failed);
  5487. DP_PRINT_STATS("Packets In OFDMA = %d",
  5488. peer->stats.tx.ofdma);
  5489. DP_PRINT_STATS("Packets In STBC = %d",
  5490. peer->stats.tx.stbc);
  5491. DP_PRINT_STATS("Packets In LDPC = %d",
  5492. peer->stats.tx.ldpc);
  5493. DP_PRINT_STATS("Packet Retries = %d",
  5494. peer->stats.tx.retries);
  5495. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  5496. peer->stats.tx.amsdu_cnt);
  5497. DP_PRINT_STATS("Last Packet RSSI = %d",
  5498. peer->stats.tx.last_ack_rssi);
  5499. DP_PRINT_STATS("Dropped At FW: Removed Pkts = %u",
  5500. peer->stats.tx.dropped.fw_rem.num);
  5501. DP_PRINT_STATS("Dropped At FW: Removed bytes = %llu",
  5502. peer->stats.tx.dropped.fw_rem.bytes);
  5503. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  5504. peer->stats.tx.dropped.fw_rem_tx);
  5505. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  5506. peer->stats.tx.dropped.fw_rem_notx);
  5507. DP_PRINT_STATS("Dropped : Age Out = %d",
  5508. peer->stats.tx.dropped.age_out);
  5509. DP_PRINT_STATS("NAWDS : ");
  5510. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  5511. peer->stats.tx.nawds_mcast_drop);
  5512. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  5513. peer->stats.tx.nawds_mcast.num);
  5514. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  5515. peer->stats.tx.nawds_mcast.bytes);
  5516. DP_PRINT_STATS("Rate Info:");
  5517. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  5518. DP_PRINT_STATS("SGI = "
  5519. " 0.8us %d"
  5520. " 0.4us %d"
  5521. " 1.6us %d"
  5522. " 3.2us %d",
  5523. peer->stats.tx.sgi_count[0],
  5524. peer->stats.tx.sgi_count[1],
  5525. peer->stats.tx.sgi_count[2],
  5526. peer->stats.tx.sgi_count[3]);
  5527. DP_PRINT_STATS("Excess Retries per AC ");
  5528. DP_PRINT_STATS(" Best effort = %d",
  5529. peer->stats.tx.excess_retries_per_ac[0]);
  5530. DP_PRINT_STATS(" Background= %d",
  5531. peer->stats.tx.excess_retries_per_ac[1]);
  5532. DP_PRINT_STATS(" Video = %d",
  5533. peer->stats.tx.excess_retries_per_ac[2]);
  5534. DP_PRINT_STATS(" Voice = %d",
  5535. peer->stats.tx.excess_retries_per_ac[3]);
  5536. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  5537. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  5538. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  5539. index = 0;
  5540. for (i = 0; i < SS_COUNT; i++) {
  5541. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5542. " %d", peer->stats.tx.nss[i]);
  5543. }
  5544. DP_PRINT_STATS("NSS(1-8) = %s",
  5545. nss);
  5546. DP_PRINT_STATS("Aggregation:");
  5547. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  5548. peer->stats.tx.amsdu_cnt);
  5549. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  5550. peer->stats.tx.non_amsdu_cnt);
  5551. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  5552. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  5553. peer->stats.tx.tx_byte_rate);
  5554. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  5555. peer->stats.tx.tx_data_rate);
  5556. DP_PRINT_STATS("Node Rx Stats:");
  5557. DP_PRINT_STATS("Packets Sent To Stack = %d",
  5558. peer->stats.rx.to_stack.num);
  5559. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  5560. peer->stats.rx.to_stack.bytes);
  5561. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  5562. DP_PRINT_STATS("Ring Id = %d", i);
  5563. DP_PRINT_STATS(" Packets Received = %d",
  5564. peer->stats.rx.rcvd_reo[i].num);
  5565. DP_PRINT_STATS(" Bytes Received = %llu",
  5566. peer->stats.rx.rcvd_reo[i].bytes);
  5567. }
  5568. DP_PRINT_STATS("Multicast Packets Received = %d",
  5569. peer->stats.rx.multicast.num);
  5570. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  5571. peer->stats.rx.multicast.bytes);
  5572. DP_PRINT_STATS("Broadcast Packets Received = %d",
  5573. peer->stats.rx.bcast.num);
  5574. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  5575. peer->stats.rx.bcast.bytes);
  5576. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  5577. peer->stats.rx.intra_bss.pkts.num);
  5578. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  5579. peer->stats.rx.intra_bss.pkts.bytes);
  5580. DP_PRINT_STATS("Raw Packets Received = %d",
  5581. peer->stats.rx.raw.num);
  5582. DP_PRINT_STATS("Raw Bytes Received = %llu",
  5583. peer->stats.rx.raw.bytes);
  5584. DP_PRINT_STATS("Errors: MIC Errors = %d",
  5585. peer->stats.rx.err.mic_err);
  5586. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  5587. peer->stats.rx.err.decrypt_err);
  5588. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  5589. peer->stats.rx.non_ampdu_cnt);
  5590. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  5591. peer->stats.rx.ampdu_cnt);
  5592. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  5593. peer->stats.rx.non_amsdu_cnt);
  5594. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  5595. peer->stats.rx.amsdu_cnt);
  5596. DP_PRINT_STATS("NAWDS : ");
  5597. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  5598. peer->stats.rx.nawds_mcast_drop);
  5599. DP_PRINT_STATS("SGI ="
  5600. " 0.8us %d"
  5601. " 0.4us %d"
  5602. " 1.6us %d"
  5603. " 3.2us %d",
  5604. peer->stats.rx.sgi_count[0],
  5605. peer->stats.rx.sgi_count[1],
  5606. peer->stats.rx.sgi_count[2],
  5607. peer->stats.rx.sgi_count[3]);
  5608. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  5609. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  5610. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  5611. DP_PRINT_STATS("Reception Type ="
  5612. " SU %d,"
  5613. " MU_MIMO %d,"
  5614. " MU_OFDMA %d,"
  5615. " MU_OFDMA_MIMO %d",
  5616. peer->stats.rx.reception_type[0],
  5617. peer->stats.rx.reception_type[1],
  5618. peer->stats.rx.reception_type[2],
  5619. peer->stats.rx.reception_type[3]);
  5620. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  5621. index = 0;
  5622. for (i = 0; i < SS_COUNT; i++) {
  5623. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5624. " %d", peer->stats.rx.nss[i]);
  5625. }
  5626. DP_PRINT_STATS("NSS(1-8) = %s",
  5627. nss);
  5628. DP_PRINT_STATS("Aggregation:");
  5629. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  5630. peer->stats.rx.ampdu_cnt);
  5631. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  5632. peer->stats.rx.non_ampdu_cnt);
  5633. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  5634. peer->stats.rx.amsdu_cnt);
  5635. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  5636. peer->stats.rx.non_amsdu_cnt);
  5637. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  5638. DP_PRINT_STATS(" Bytes received in last sec: %d",
  5639. peer->stats.rx.rx_byte_rate);
  5640. DP_PRINT_STATS(" Data received in last sec: %d",
  5641. peer->stats.rx.rx_data_rate);
  5642. }
  5643. /*
  5644. * dp_get_host_peer_stats()- function to print peer stats
  5645. * @pdev_handle: DP_PDEV handle
  5646. * @mac_addr: mac address of the peer
  5647. *
  5648. * Return: void
  5649. */
  5650. static void
  5651. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  5652. {
  5653. struct dp_peer *peer;
  5654. uint8_t local_id;
  5655. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  5656. &local_id);
  5657. if (!peer) {
  5658. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5659. "%s: Invalid peer\n", __func__);
  5660. return;
  5661. }
  5662. dp_print_peer_stats(peer);
  5663. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  5664. }
  5665. /**
  5666. * dp_print_soc_cfg_params()- Dump soc wlan config parameters
  5667. * @soc_handle: Soc handle
  5668. *
  5669. * Return: void
  5670. */
  5671. static void
  5672. dp_print_soc_cfg_params(struct dp_soc *soc)
  5673. {
  5674. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  5675. uint8_t index = 0, i = 0;
  5676. char ring_mask[DP_MAX_INT_CONTEXTS_STRING_LENGTH];
  5677. int num_of_int_contexts;
  5678. if (!soc) {
  5679. dp_err("Context is null");
  5680. return;
  5681. }
  5682. soc_cfg_ctx = soc->wlan_cfg_ctx;
  5683. if (!soc_cfg_ctx) {
  5684. dp_err("Context is null");
  5685. return;
  5686. }
  5687. num_of_int_contexts =
  5688. wlan_cfg_get_num_contexts(soc_cfg_ctx);
  5689. DP_TRACE_STATS(DEBUG, "No. of interrupt contexts: %u",
  5690. soc_cfg_ctx->num_int_ctxts);
  5691. DP_TRACE_STATS(DEBUG, "Max clients: %u",
  5692. soc_cfg_ctx->max_clients);
  5693. DP_TRACE_STATS(DEBUG, "Max alloc size: %u ",
  5694. soc_cfg_ctx->max_alloc_size);
  5695. DP_TRACE_STATS(DEBUG, "Per pdev tx ring: %u ",
  5696. soc_cfg_ctx->per_pdev_tx_ring);
  5697. DP_TRACE_STATS(DEBUG, "Num tcl data rings: %u ",
  5698. soc_cfg_ctx->num_tcl_data_rings);
  5699. DP_TRACE_STATS(DEBUG, "Per pdev rx ring: %u ",
  5700. soc_cfg_ctx->per_pdev_rx_ring);
  5701. DP_TRACE_STATS(DEBUG, "Per pdev lmac ring: %u ",
  5702. soc_cfg_ctx->per_pdev_lmac_ring);
  5703. DP_TRACE_STATS(DEBUG, "Num of reo dest rings: %u ",
  5704. soc_cfg_ctx->num_reo_dest_rings);
  5705. DP_TRACE_STATS(DEBUG, "Num tx desc pool: %u ",
  5706. soc_cfg_ctx->num_tx_desc_pool);
  5707. DP_TRACE_STATS(DEBUG, "Num tx ext desc pool: %u ",
  5708. soc_cfg_ctx->num_tx_ext_desc_pool);
  5709. DP_TRACE_STATS(DEBUG, "Num tx desc: %u ",
  5710. soc_cfg_ctx->num_tx_desc);
  5711. DP_TRACE_STATS(DEBUG, "Num tx ext desc: %u ",
  5712. soc_cfg_ctx->num_tx_ext_desc);
  5713. DP_TRACE_STATS(DEBUG, "Htt packet type: %u ",
  5714. soc_cfg_ctx->htt_packet_type);
  5715. DP_TRACE_STATS(DEBUG, "Max peer_ids: %u ",
  5716. soc_cfg_ctx->max_peer_id);
  5717. DP_TRACE_STATS(DEBUG, "Tx ring size: %u ",
  5718. soc_cfg_ctx->tx_ring_size);
  5719. DP_TRACE_STATS(DEBUG, "Tx comp ring size: %u ",
  5720. soc_cfg_ctx->tx_comp_ring_size);
  5721. DP_TRACE_STATS(DEBUG, "Tx comp ring size nss: %u ",
  5722. soc_cfg_ctx->tx_comp_ring_size_nss);
  5723. DP_TRACE_STATS(DEBUG, "Int batch threshold tx: %u ",
  5724. soc_cfg_ctx->int_batch_threshold_tx);
  5725. DP_TRACE_STATS(DEBUG, "Int timer threshold tx: %u ",
  5726. soc_cfg_ctx->int_timer_threshold_tx);
  5727. DP_TRACE_STATS(DEBUG, "Int batch threshold rx: %u ",
  5728. soc_cfg_ctx->int_batch_threshold_rx);
  5729. DP_TRACE_STATS(DEBUG, "Int timer threshold rx: %u ",
  5730. soc_cfg_ctx->int_timer_threshold_rx);
  5731. DP_TRACE_STATS(DEBUG, "Int batch threshold other: %u ",
  5732. soc_cfg_ctx->int_batch_threshold_other);
  5733. DP_TRACE_STATS(DEBUG, "Int timer threshold other: %u ",
  5734. soc_cfg_ctx->int_timer_threshold_other);
  5735. for (i = 0; i < num_of_int_contexts; i++) {
  5736. index += qdf_snprint(&ring_mask[index],
  5737. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5738. " %d",
  5739. soc_cfg_ctx->int_tx_ring_mask[i]);
  5740. }
  5741. DP_TRACE_STATS(DEBUG, "Tx ring mask (0-%d):%s",
  5742. num_of_int_contexts, ring_mask);
  5743. index = 0;
  5744. for (i = 0; i < num_of_int_contexts; i++) {
  5745. index += qdf_snprint(&ring_mask[index],
  5746. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5747. " %d",
  5748. soc_cfg_ctx->int_rx_ring_mask[i]);
  5749. }
  5750. DP_TRACE_STATS(DEBUG, "Rx ring mask (0-%d):%s",
  5751. num_of_int_contexts, ring_mask);
  5752. index = 0;
  5753. for (i = 0; i < num_of_int_contexts; i++) {
  5754. index += qdf_snprint(&ring_mask[index],
  5755. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5756. " %d",
  5757. soc_cfg_ctx->int_rx_mon_ring_mask[i]);
  5758. }
  5759. DP_TRACE_STATS(DEBUG, "Rx mon ring mask (0-%d):%s",
  5760. num_of_int_contexts, ring_mask);
  5761. index = 0;
  5762. for (i = 0; i < num_of_int_contexts; i++) {
  5763. index += qdf_snprint(&ring_mask[index],
  5764. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5765. " %d",
  5766. soc_cfg_ctx->int_rx_err_ring_mask[i]);
  5767. }
  5768. DP_TRACE_STATS(DEBUG, "Rx err ring mask (0-%d):%s",
  5769. num_of_int_contexts, ring_mask);
  5770. index = 0;
  5771. for (i = 0; i < num_of_int_contexts; i++) {
  5772. index += qdf_snprint(&ring_mask[index],
  5773. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5774. " %d",
  5775. soc_cfg_ctx->int_rx_wbm_rel_ring_mask[i]);
  5776. }
  5777. DP_TRACE_STATS(DEBUG, "Rx wbm rel ring mask (0-%d):%s",
  5778. num_of_int_contexts, ring_mask);
  5779. index = 0;
  5780. for (i = 0; i < num_of_int_contexts; i++) {
  5781. index += qdf_snprint(&ring_mask[index],
  5782. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5783. " %d",
  5784. soc_cfg_ctx->int_reo_status_ring_mask[i]);
  5785. }
  5786. DP_TRACE_STATS(DEBUG, "Reo ring mask (0-%d):%s",
  5787. num_of_int_contexts, ring_mask);
  5788. index = 0;
  5789. for (i = 0; i < num_of_int_contexts; i++) {
  5790. index += qdf_snprint(&ring_mask[index],
  5791. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5792. " %d",
  5793. soc_cfg_ctx->int_rxdma2host_ring_mask[i]);
  5794. }
  5795. DP_TRACE_STATS(DEBUG, "Rxdma2host ring mask (0-%d):%s",
  5796. num_of_int_contexts, ring_mask);
  5797. index = 0;
  5798. for (i = 0; i < num_of_int_contexts; i++) {
  5799. index += qdf_snprint(&ring_mask[index],
  5800. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5801. " %d",
  5802. soc_cfg_ctx->int_host2rxdma_ring_mask[i]);
  5803. }
  5804. DP_TRACE_STATS(DEBUG, "Host2rxdma ring mask (0-%d):%s",
  5805. num_of_int_contexts, ring_mask);
  5806. DP_TRACE_STATS(DEBUG, "Rx hash: %u ",
  5807. soc_cfg_ctx->rx_hash);
  5808. DP_TRACE_STATS(DEBUG, "Tso enabled: %u ",
  5809. soc_cfg_ctx->tso_enabled);
  5810. DP_TRACE_STATS(DEBUG, "Lro enabled: %u ",
  5811. soc_cfg_ctx->lro_enabled);
  5812. DP_TRACE_STATS(DEBUG, "Sg enabled: %u ",
  5813. soc_cfg_ctx->sg_enabled);
  5814. DP_TRACE_STATS(DEBUG, "Gro enabled: %u ",
  5815. soc_cfg_ctx->gro_enabled);
  5816. DP_TRACE_STATS(DEBUG, "rawmode enabled: %u ",
  5817. soc_cfg_ctx->rawmode_enabled);
  5818. DP_TRACE_STATS(DEBUG, "peer flow ctrl enabled: %u ",
  5819. soc_cfg_ctx->peer_flow_ctrl_enabled);
  5820. DP_TRACE_STATS(DEBUG, "napi enabled: %u ",
  5821. soc_cfg_ctx->napi_enabled);
  5822. DP_TRACE_STATS(DEBUG, "Tcp Udp checksum offload: %u ",
  5823. soc_cfg_ctx->tcp_udp_checksumoffload);
  5824. DP_TRACE_STATS(DEBUG, "Defrag timeout check: %u ",
  5825. soc_cfg_ctx->defrag_timeout_check);
  5826. DP_TRACE_STATS(DEBUG, "Rx defrag min timeout: %u ",
  5827. soc_cfg_ctx->rx_defrag_min_timeout);
  5828. DP_TRACE_STATS(DEBUG, "WBM release ring: %u ",
  5829. soc_cfg_ctx->wbm_release_ring);
  5830. DP_TRACE_STATS(DEBUG, "TCL CMD ring: %u ",
  5831. soc_cfg_ctx->tcl_cmd_ring);
  5832. DP_TRACE_STATS(DEBUG, "TCL Status ring: %u ",
  5833. soc_cfg_ctx->tcl_status_ring);
  5834. DP_TRACE_STATS(DEBUG, "REO Reinject ring: %u ",
  5835. soc_cfg_ctx->reo_reinject_ring);
  5836. DP_TRACE_STATS(DEBUG, "RX release ring: %u ",
  5837. soc_cfg_ctx->rx_release_ring);
  5838. DP_TRACE_STATS(DEBUG, "REO Exception ring: %u ",
  5839. soc_cfg_ctx->reo_exception_ring);
  5840. DP_TRACE_STATS(DEBUG, "REO CMD ring: %u ",
  5841. soc_cfg_ctx->reo_cmd_ring);
  5842. DP_TRACE_STATS(DEBUG, "REO STATUS ring: %u ",
  5843. soc_cfg_ctx->reo_status_ring);
  5844. DP_TRACE_STATS(DEBUG, "RXDMA refill ring: %u ",
  5845. soc_cfg_ctx->rxdma_refill_ring);
  5846. DP_TRACE_STATS(DEBUG, "RXDMA err dst ring: %u ",
  5847. soc_cfg_ctx->rxdma_err_dst_ring);
  5848. }
  5849. /**
  5850. * dp_print_vdev_cfg_params() - Print the pdev cfg parameters
  5851. * @pdev_handle: DP pdev handle
  5852. *
  5853. * Return - void
  5854. */
  5855. static void
  5856. dp_print_pdev_cfg_params(struct dp_pdev *pdev)
  5857. {
  5858. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  5859. if (!pdev) {
  5860. dp_err("Context is null");
  5861. return;
  5862. }
  5863. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  5864. if (!pdev_cfg_ctx) {
  5865. dp_err("Context is null");
  5866. return;
  5867. }
  5868. DP_TRACE_STATS(DEBUG, "Rx dma buf ring size: %d ",
  5869. pdev_cfg_ctx->rx_dma_buf_ring_size);
  5870. DP_TRACE_STATS(DEBUG, "DMA Mon buf ring size: %d ",
  5871. pdev_cfg_ctx->dma_mon_buf_ring_size);
  5872. DP_TRACE_STATS(DEBUG, "DMA Mon dest ring size: %d ",
  5873. pdev_cfg_ctx->dma_mon_dest_ring_size);
  5874. DP_TRACE_STATS(DEBUG, "DMA Mon status ring size: %d ",
  5875. pdev_cfg_ctx->dma_mon_status_ring_size);
  5876. DP_TRACE_STATS(DEBUG, "Rxdma monitor desc ring: %d",
  5877. pdev_cfg_ctx->rxdma_monitor_desc_ring);
  5878. DP_TRACE_STATS(DEBUG, "Num mac rings: %d ",
  5879. pdev_cfg_ctx->num_mac_rings);
  5880. }
  5881. /**
  5882. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  5883. *
  5884. * Return: None
  5885. */
  5886. static void dp_txrx_stats_help(void)
  5887. {
  5888. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  5889. dp_info("stats_option:");
  5890. dp_info(" 1 -- HTT Tx Statistics");
  5891. dp_info(" 2 -- HTT Rx Statistics");
  5892. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  5893. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  5894. dp_info(" 5 -- HTT Error Statistics");
  5895. dp_info(" 6 -- HTT TQM Statistics");
  5896. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  5897. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  5898. dp_info(" 9 -- HTT Tx Rate Statistics");
  5899. dp_info(" 10 -- HTT Rx Rate Statistics");
  5900. dp_info(" 11 -- HTT Peer Statistics");
  5901. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  5902. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  5903. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  5904. dp_info(" 15 -- HTT SRNG Statistics");
  5905. dp_info(" 16 -- HTT SFM Info Statistics");
  5906. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  5907. dp_info(" 18 -- HTT Peer List Details");
  5908. dp_info(" 20 -- Clear Host Statistics");
  5909. dp_info(" 21 -- Host Rx Rate Statistics");
  5910. dp_info(" 22 -- Host Tx Rate Statistics");
  5911. dp_info(" 23 -- Host Tx Statistics");
  5912. dp_info(" 24 -- Host Rx Statistics");
  5913. dp_info(" 25 -- Host AST Statistics");
  5914. dp_info(" 26 -- Host SRNG PTR Statistics");
  5915. dp_info(" 27 -- Host Mon Statistics");
  5916. dp_info(" 28 -- Host REO Queue Statistics");
  5917. dp_info(" 29 -- Host Soc cfg param Statistics");
  5918. dp_info(" 30 -- Host pdev cfg param Statistics");
  5919. }
  5920. /**
  5921. * dp_print_host_stats()- Function to print the stats aggregated at host
  5922. * @vdev_handle: DP_VDEV handle
  5923. * @type: host stats type
  5924. *
  5925. * Return: 0 on success, print error message in case of failure
  5926. */
  5927. static int
  5928. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  5929. struct cdp_txrx_stats_req *req)
  5930. {
  5931. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5932. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5933. enum cdp_host_txrx_stats type =
  5934. dp_stats_mapping_table[req->stats][STATS_HOST];
  5935. dp_aggregate_pdev_stats(pdev);
  5936. switch (type) {
  5937. case TXRX_CLEAR_STATS:
  5938. dp_txrx_host_stats_clr(vdev);
  5939. break;
  5940. case TXRX_RX_RATE_STATS:
  5941. dp_print_rx_rates(vdev);
  5942. break;
  5943. case TXRX_TX_RATE_STATS:
  5944. dp_print_tx_rates(vdev);
  5945. break;
  5946. case TXRX_TX_HOST_STATS:
  5947. dp_print_pdev_tx_stats(pdev);
  5948. dp_print_soc_tx_stats(pdev->soc);
  5949. break;
  5950. case TXRX_RX_HOST_STATS:
  5951. dp_print_pdev_rx_stats(pdev);
  5952. dp_print_soc_rx_stats(pdev->soc);
  5953. break;
  5954. case TXRX_AST_STATS:
  5955. dp_print_ast_stats(pdev->soc);
  5956. dp_print_peer_table(vdev);
  5957. break;
  5958. case TXRX_SRNG_PTR_STATS:
  5959. dp_print_ring_stats(pdev);
  5960. break;
  5961. case TXRX_RX_MON_STATS:
  5962. dp_print_pdev_rx_mon_stats(pdev);
  5963. break;
  5964. case TXRX_REO_QUEUE_STATS:
  5965. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  5966. break;
  5967. case TXRX_SOC_CFG_PARAMS:
  5968. dp_print_soc_cfg_params(pdev->soc);
  5969. break;
  5970. case TXRX_PDEV_CFG_PARAMS:
  5971. dp_print_pdev_cfg_params(pdev);
  5972. break;
  5973. default:
  5974. dp_info("Wrong Input For TxRx Host Stats");
  5975. dp_txrx_stats_help();
  5976. break;
  5977. }
  5978. return 0;
  5979. }
  5980. /*
  5981. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  5982. * @pdev: DP_PDEV handle
  5983. *
  5984. * Return: void
  5985. */
  5986. static void
  5987. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  5988. {
  5989. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5990. int mac_id;
  5991. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  5992. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5993. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5994. pdev->pdev_id);
  5995. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5996. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5997. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5998. }
  5999. }
  6000. /*
  6001. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  6002. * @pdev: DP_PDEV handle
  6003. *
  6004. * Return: void
  6005. */
  6006. static void
  6007. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  6008. {
  6009. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6010. int mac_id;
  6011. htt_tlv_filter.mpdu_start = 1;
  6012. htt_tlv_filter.msdu_start = 0;
  6013. htt_tlv_filter.packet = 0;
  6014. htt_tlv_filter.msdu_end = 0;
  6015. htt_tlv_filter.mpdu_end = 0;
  6016. htt_tlv_filter.attention = 0;
  6017. htt_tlv_filter.ppdu_start = 1;
  6018. htt_tlv_filter.ppdu_end = 1;
  6019. htt_tlv_filter.ppdu_end_user_stats = 1;
  6020. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6021. htt_tlv_filter.ppdu_end_status_done = 1;
  6022. htt_tlv_filter.enable_fp = 1;
  6023. htt_tlv_filter.enable_md = 0;
  6024. if (pdev->neighbour_peers_added &&
  6025. pdev->soc->hw_nac_monitor_support) {
  6026. htt_tlv_filter.enable_md = 1;
  6027. htt_tlv_filter.packet_header = 1;
  6028. }
  6029. if (pdev->mcopy_mode) {
  6030. htt_tlv_filter.packet_header = 1;
  6031. htt_tlv_filter.enable_mo = 1;
  6032. }
  6033. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6034. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6035. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6036. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6037. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6038. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6039. if (pdev->neighbour_peers_added &&
  6040. pdev->soc->hw_nac_monitor_support)
  6041. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  6042. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6043. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6044. pdev->pdev_id);
  6045. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6046. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6047. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6048. }
  6049. }
  6050. /*
  6051. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  6052. * modes are enabled or not.
  6053. * @dp_pdev: dp pdev handle.
  6054. *
  6055. * Return: bool
  6056. */
  6057. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  6058. {
  6059. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  6060. !pdev->mcopy_mode)
  6061. return true;
  6062. else
  6063. return false;
  6064. }
  6065. /*
  6066. *dp_set_bpr_enable() - API to enable/disable bpr feature
  6067. *@pdev_handle: DP_PDEV handle.
  6068. *@val: Provided value.
  6069. *
  6070. *Return: void
  6071. */
  6072. static void
  6073. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  6074. {
  6075. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6076. switch (val) {
  6077. case CDP_BPR_DISABLE:
  6078. pdev->bpr_enable = CDP_BPR_DISABLE;
  6079. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6080. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6081. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6082. } else if (pdev->enhanced_stats_en &&
  6083. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6084. !pdev->pktlog_ppdu_stats) {
  6085. dp_h2t_cfg_stats_msg_send(pdev,
  6086. DP_PPDU_STATS_CFG_ENH_STATS,
  6087. pdev->pdev_id);
  6088. }
  6089. break;
  6090. case CDP_BPR_ENABLE:
  6091. pdev->bpr_enable = CDP_BPR_ENABLE;
  6092. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  6093. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  6094. dp_h2t_cfg_stats_msg_send(pdev,
  6095. DP_PPDU_STATS_CFG_BPR,
  6096. pdev->pdev_id);
  6097. } else if (pdev->enhanced_stats_en &&
  6098. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6099. !pdev->pktlog_ppdu_stats) {
  6100. dp_h2t_cfg_stats_msg_send(pdev,
  6101. DP_PPDU_STATS_CFG_BPR_ENH,
  6102. pdev->pdev_id);
  6103. } else if (pdev->pktlog_ppdu_stats) {
  6104. dp_h2t_cfg_stats_msg_send(pdev,
  6105. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  6106. pdev->pdev_id);
  6107. }
  6108. break;
  6109. default:
  6110. break;
  6111. }
  6112. }
  6113. /*
  6114. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  6115. * @pdev_handle: DP_PDEV handle
  6116. * @val: user provided value
  6117. *
  6118. * Return: void
  6119. */
  6120. static void
  6121. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  6122. {
  6123. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6124. switch (val) {
  6125. case 0:
  6126. pdev->tx_sniffer_enable = 0;
  6127. pdev->mcopy_mode = 0;
  6128. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6129. !pdev->bpr_enable) {
  6130. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6131. dp_ppdu_ring_reset(pdev);
  6132. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  6133. dp_h2t_cfg_stats_msg_send(pdev,
  6134. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6135. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  6136. dp_h2t_cfg_stats_msg_send(pdev,
  6137. DP_PPDU_STATS_CFG_BPR_ENH,
  6138. pdev->pdev_id);
  6139. } else {
  6140. dp_h2t_cfg_stats_msg_send(pdev,
  6141. DP_PPDU_STATS_CFG_BPR,
  6142. pdev->pdev_id);
  6143. }
  6144. break;
  6145. case 1:
  6146. pdev->tx_sniffer_enable = 1;
  6147. pdev->mcopy_mode = 0;
  6148. if (!pdev->pktlog_ppdu_stats)
  6149. dp_h2t_cfg_stats_msg_send(pdev,
  6150. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6151. break;
  6152. case 2:
  6153. pdev->mcopy_mode = 1;
  6154. pdev->tx_sniffer_enable = 0;
  6155. dp_ppdu_ring_cfg(pdev);
  6156. if (!pdev->pktlog_ppdu_stats)
  6157. dp_h2t_cfg_stats_msg_send(pdev,
  6158. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6159. break;
  6160. default:
  6161. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6162. "Invalid value");
  6163. break;
  6164. }
  6165. }
  6166. /*
  6167. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  6168. * @pdev_handle: DP_PDEV handle
  6169. *
  6170. * Return: void
  6171. */
  6172. static void
  6173. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6174. {
  6175. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6176. if (pdev->enhanced_stats_en == 0)
  6177. dp_cal_client_timer_start(pdev->cal_client_ctx);
  6178. pdev->enhanced_stats_en = 1;
  6179. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6180. !pdev->monitor_vdev)
  6181. dp_ppdu_ring_cfg(pdev);
  6182. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6183. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6184. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6185. dp_h2t_cfg_stats_msg_send(pdev,
  6186. DP_PPDU_STATS_CFG_BPR_ENH,
  6187. pdev->pdev_id);
  6188. }
  6189. }
  6190. /*
  6191. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  6192. * @pdev_handle: DP_PDEV handle
  6193. *
  6194. * Return: void
  6195. */
  6196. static void
  6197. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6198. {
  6199. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6200. if (pdev->enhanced_stats_en == 1)
  6201. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  6202. pdev->enhanced_stats_en = 0;
  6203. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6204. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6205. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6206. dp_h2t_cfg_stats_msg_send(pdev,
  6207. DP_PPDU_STATS_CFG_BPR,
  6208. pdev->pdev_id);
  6209. }
  6210. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6211. !pdev->monitor_vdev)
  6212. dp_ppdu_ring_reset(pdev);
  6213. }
  6214. /*
  6215. * dp_get_fw_peer_stats()- function to print peer stats
  6216. * @pdev_handle: DP_PDEV handle
  6217. * @mac_addr: mac address of the peer
  6218. * @cap: Type of htt stats requested
  6219. *
  6220. * Currently Supporting only MAC ID based requests Only
  6221. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  6222. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  6223. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  6224. *
  6225. * Return: void
  6226. */
  6227. static void
  6228. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  6229. uint32_t cap)
  6230. {
  6231. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6232. int i;
  6233. uint32_t config_param0 = 0;
  6234. uint32_t config_param1 = 0;
  6235. uint32_t config_param2 = 0;
  6236. uint32_t config_param3 = 0;
  6237. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  6238. config_param0 |= (1 << (cap + 1));
  6239. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  6240. config_param1 |= (1 << i);
  6241. }
  6242. config_param2 |= (mac_addr[0] & 0x000000ff);
  6243. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  6244. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  6245. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  6246. config_param3 |= (mac_addr[4] & 0x000000ff);
  6247. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  6248. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6249. config_param0, config_param1, config_param2,
  6250. config_param3, 0, 0, 0);
  6251. }
  6252. /* This struct definition will be removed from here
  6253. * once it get added in FW headers*/
  6254. struct httstats_cmd_req {
  6255. uint32_t config_param0;
  6256. uint32_t config_param1;
  6257. uint32_t config_param2;
  6258. uint32_t config_param3;
  6259. int cookie;
  6260. u_int8_t stats_id;
  6261. };
  6262. /*
  6263. * dp_get_htt_stats: function to process the httstas request
  6264. * @pdev_handle: DP pdev handle
  6265. * @data: pointer to request data
  6266. * @data_len: length for request data
  6267. *
  6268. * return: void
  6269. */
  6270. static void
  6271. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  6272. {
  6273. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6274. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  6275. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  6276. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  6277. req->config_param0, req->config_param1,
  6278. req->config_param2, req->config_param3,
  6279. req->cookie, 0, 0);
  6280. }
  6281. /*
  6282. * dp_set_pdev_param: function to set parameters in pdev
  6283. * @pdev_handle: DP pdev handle
  6284. * @param: parameter type to be set
  6285. * @val: value of parameter to be set
  6286. *
  6287. * return: void
  6288. */
  6289. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  6290. enum cdp_pdev_param_type param, uint8_t val)
  6291. {
  6292. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6293. switch (param) {
  6294. case CDP_CONFIG_DEBUG_SNIFFER:
  6295. dp_config_debug_sniffer(pdev_handle, val);
  6296. break;
  6297. case CDP_CONFIG_BPR_ENABLE:
  6298. dp_set_bpr_enable(pdev_handle, val);
  6299. break;
  6300. case CDP_CONFIG_PRIMARY_RADIO:
  6301. pdev->is_primary = val;
  6302. break;
  6303. default:
  6304. break;
  6305. }
  6306. }
  6307. /*
  6308. * dp_set_vdev_param: function to set parameters in vdev
  6309. * @param: parameter type to be set
  6310. * @val: value of parameter to be set
  6311. *
  6312. * return: void
  6313. */
  6314. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  6315. enum cdp_vdev_param_type param, uint32_t val)
  6316. {
  6317. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6318. switch (param) {
  6319. case CDP_ENABLE_WDS:
  6320. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6321. "wds_enable %d for vdev(%p) id(%d)\n",
  6322. val, vdev, vdev->vdev_id);
  6323. vdev->wds_enabled = val;
  6324. break;
  6325. case CDP_ENABLE_NAWDS:
  6326. vdev->nawds_enabled = val;
  6327. break;
  6328. case CDP_ENABLE_MCAST_EN:
  6329. vdev->mcast_enhancement_en = val;
  6330. break;
  6331. case CDP_ENABLE_PROXYSTA:
  6332. vdev->proxysta_vdev = val;
  6333. break;
  6334. case CDP_UPDATE_TDLS_FLAGS:
  6335. vdev->tdls_link_connected = val;
  6336. break;
  6337. case CDP_CFG_WDS_AGING_TIMER:
  6338. if (val == 0)
  6339. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  6340. else if (val != vdev->wds_aging_timer_val)
  6341. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  6342. vdev->wds_aging_timer_val = val;
  6343. break;
  6344. case CDP_ENABLE_AP_BRIDGE:
  6345. if (wlan_op_mode_sta != vdev->opmode)
  6346. vdev->ap_bridge_enabled = val;
  6347. else
  6348. vdev->ap_bridge_enabled = false;
  6349. break;
  6350. case CDP_ENABLE_CIPHER:
  6351. vdev->sec_type = val;
  6352. break;
  6353. case CDP_ENABLE_QWRAP_ISOLATION:
  6354. vdev->isolation_vdev = val;
  6355. break;
  6356. default:
  6357. break;
  6358. }
  6359. dp_tx_vdev_update_search_flags(vdev);
  6360. }
  6361. /**
  6362. * dp_peer_set_nawds: set nawds bit in peer
  6363. * @peer_handle: pointer to peer
  6364. * @value: enable/disable nawds
  6365. *
  6366. * return: void
  6367. */
  6368. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  6369. {
  6370. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6371. peer->nawds_enabled = value;
  6372. }
  6373. /*
  6374. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  6375. * @vdev_handle: DP_VDEV handle
  6376. * @map_id:ID of map that needs to be updated
  6377. *
  6378. * Return: void
  6379. */
  6380. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  6381. uint8_t map_id)
  6382. {
  6383. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6384. vdev->dscp_tid_map_id = map_id;
  6385. return;
  6386. }
  6387. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  6388. * @peer_handle: DP pdev handle
  6389. *
  6390. * return : cdp_pdev_stats pointer
  6391. */
  6392. static struct cdp_pdev_stats*
  6393. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  6394. {
  6395. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6396. dp_aggregate_pdev_stats(pdev);
  6397. return &pdev->stats;
  6398. }
  6399. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  6400. * @peer_handle: DP_PEER handle
  6401. *
  6402. * return : cdp_peer_stats pointer
  6403. */
  6404. static struct cdp_peer_stats*
  6405. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  6406. {
  6407. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6408. qdf_assert(peer);
  6409. return &peer->stats;
  6410. }
  6411. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  6412. * @peer_handle: DP_PEER handle
  6413. *
  6414. * return : void
  6415. */
  6416. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  6417. {
  6418. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6419. qdf_assert(peer);
  6420. qdf_mem_set(&peer->stats, sizeof(peer->stats), 0);
  6421. }
  6422. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  6423. * @vdev_handle: DP_VDEV handle
  6424. * @buf: buffer for vdev stats
  6425. *
  6426. * return : int
  6427. */
  6428. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  6429. bool is_aggregate)
  6430. {
  6431. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6432. struct cdp_vdev_stats *vdev_stats = (struct cdp_vdev_stats *)buf;
  6433. if (is_aggregate)
  6434. dp_aggregate_vdev_stats(vdev, buf);
  6435. else
  6436. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  6437. return 0;
  6438. }
  6439. /*
  6440. * dp_get_total_per(): get total per
  6441. * @pdev_handle: DP_PDEV handle
  6442. *
  6443. * Return: % error rate using retries per packet and success packets
  6444. */
  6445. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  6446. {
  6447. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6448. dp_aggregate_pdev_stats(pdev);
  6449. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  6450. return 0;
  6451. return ((pdev->stats.tx.retries * 100) /
  6452. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  6453. }
  6454. /*
  6455. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  6456. * @pdev_handle: DP_PDEV handle
  6457. * @buf: to hold pdev_stats
  6458. *
  6459. * Return: int
  6460. */
  6461. static int
  6462. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  6463. {
  6464. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6465. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  6466. struct cdp_txrx_stats_req req = {0,};
  6467. dp_aggregate_pdev_stats(pdev);
  6468. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  6469. req.cookie_val = 1;
  6470. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6471. req.param1, req.param2, req.param3, 0,
  6472. req.cookie_val, 0);
  6473. msleep(DP_MAX_SLEEP_TIME);
  6474. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  6475. req.cookie_val = 1;
  6476. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6477. req.param1, req.param2, req.param3, 0,
  6478. req.cookie_val, 0);
  6479. msleep(DP_MAX_SLEEP_TIME);
  6480. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  6481. return TXRX_STATS_LEVEL;
  6482. }
  6483. /**
  6484. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  6485. * @pdev: DP_PDEV handle
  6486. * @map_id: ID of map that needs to be updated
  6487. * @tos: index value in map
  6488. * @tid: tid value passed by the user
  6489. *
  6490. * Return: void
  6491. */
  6492. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  6493. uint8_t map_id, uint8_t tos, uint8_t tid)
  6494. {
  6495. uint8_t dscp;
  6496. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  6497. struct dp_soc *soc = pdev->soc;
  6498. if (!soc)
  6499. return;
  6500. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  6501. pdev->dscp_tid_map[map_id][dscp] = tid;
  6502. if (map_id < soc->num_hw_dscp_tid_map)
  6503. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  6504. map_id, dscp);
  6505. return;
  6506. }
  6507. /**
  6508. * dp_fw_stats_process(): Process TxRX FW stats request
  6509. * @vdev_handle: DP VDEV handle
  6510. * @req: stats request
  6511. *
  6512. * return: int
  6513. */
  6514. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  6515. struct cdp_txrx_stats_req *req)
  6516. {
  6517. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6518. struct dp_pdev *pdev = NULL;
  6519. uint32_t stats = req->stats;
  6520. uint8_t mac_id = req->mac_id;
  6521. if (!vdev) {
  6522. DP_TRACE(NONE, "VDEV not found");
  6523. return 1;
  6524. }
  6525. pdev = vdev->pdev;
  6526. /*
  6527. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  6528. * from param0 to param3 according to below rule:
  6529. *
  6530. * PARAM:
  6531. * - config_param0 : start_offset (stats type)
  6532. * - config_param1 : stats bmask from start offset
  6533. * - config_param2 : stats bmask from start offset + 32
  6534. * - config_param3 : stats bmask from start offset + 64
  6535. */
  6536. if (req->stats == CDP_TXRX_STATS_0) {
  6537. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  6538. req->param1 = 0xFFFFFFFF;
  6539. req->param2 = 0xFFFFFFFF;
  6540. req->param3 = 0xFFFFFFFF;
  6541. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  6542. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  6543. }
  6544. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  6545. req->param1, req->param2, req->param3,
  6546. 0, 0, mac_id);
  6547. }
  6548. /**
  6549. * dp_txrx_stats_request - function to map to firmware and host stats
  6550. * @vdev: virtual handle
  6551. * @req: stats request
  6552. *
  6553. * Return: QDF_STATUS
  6554. */
  6555. static
  6556. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  6557. struct cdp_txrx_stats_req *req)
  6558. {
  6559. int host_stats;
  6560. int fw_stats;
  6561. enum cdp_stats stats;
  6562. int num_stats;
  6563. if (!vdev || !req) {
  6564. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6565. "Invalid vdev/req instance");
  6566. return QDF_STATUS_E_INVAL;
  6567. }
  6568. stats = req->stats;
  6569. if (stats >= CDP_TXRX_MAX_STATS)
  6570. return QDF_STATUS_E_INVAL;
  6571. /*
  6572. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  6573. * has to be updated if new FW HTT stats added
  6574. */
  6575. if (stats > CDP_TXRX_STATS_HTT_MAX)
  6576. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  6577. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  6578. if (stats >= num_stats) {
  6579. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6580. "%s: Invalid stats option: %d", __func__, stats);
  6581. return QDF_STATUS_E_INVAL;
  6582. }
  6583. req->stats = stats;
  6584. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  6585. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  6586. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6587. "stats: %u fw_stats_type: %d host_stats: %d",
  6588. stats, fw_stats, host_stats);
  6589. if (fw_stats != TXRX_FW_STATS_INVALID) {
  6590. /* update request with FW stats type */
  6591. req->stats = fw_stats;
  6592. return dp_fw_stats_process(vdev, req);
  6593. }
  6594. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  6595. (host_stats <= TXRX_HOST_STATS_MAX))
  6596. return dp_print_host_stats(vdev, req);
  6597. else
  6598. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6599. "Wrong Input for TxRx Stats");
  6600. return QDF_STATUS_SUCCESS;
  6601. }
  6602. /*
  6603. * dp_print_napi_stats(): NAPI stats
  6604. * @soc - soc handle
  6605. */
  6606. static void dp_print_napi_stats(struct dp_soc *soc)
  6607. {
  6608. hif_print_napi_stats(soc->hif_handle);
  6609. }
  6610. /*
  6611. * dp_print_per_ring_stats(): Packet count per ring
  6612. * @soc - soc handle
  6613. */
  6614. static void dp_print_per_ring_stats(struct dp_soc *soc)
  6615. {
  6616. uint8_t ring;
  6617. uint16_t core;
  6618. uint64_t total_packets;
  6619. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  6620. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  6621. total_packets = 0;
  6622. DP_TRACE_STATS(INFO_HIGH,
  6623. "Packets on ring %u:", ring);
  6624. for (core = 0; core < NR_CPUS; core++) {
  6625. DP_TRACE_STATS(INFO_HIGH,
  6626. "Packets arriving on core %u: %llu",
  6627. core,
  6628. soc->stats.rx.ring_packets[core][ring]);
  6629. total_packets += soc->stats.rx.ring_packets[core][ring];
  6630. }
  6631. DP_TRACE_STATS(INFO_HIGH,
  6632. "Total packets on ring %u: %llu",
  6633. ring, total_packets);
  6634. }
  6635. }
  6636. /*
  6637. * dp_txrx_path_stats() - Function to display dump stats
  6638. * @soc - soc handle
  6639. *
  6640. * return: none
  6641. */
  6642. static void dp_txrx_path_stats(struct dp_soc *soc)
  6643. {
  6644. uint8_t error_code;
  6645. uint8_t loop_pdev;
  6646. struct dp_pdev *pdev;
  6647. uint8_t i;
  6648. if (!soc) {
  6649. DP_TRACE(ERROR, "%s: Invalid access",
  6650. __func__);
  6651. return;
  6652. }
  6653. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  6654. pdev = soc->pdev_list[loop_pdev];
  6655. dp_aggregate_pdev_stats(pdev);
  6656. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  6657. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  6658. pdev->stats.tx_i.rcvd.num,
  6659. pdev->stats.tx_i.rcvd.bytes);
  6660. DP_TRACE_STATS(INFO_HIGH,
  6661. "processed from host: %u msdus (%llu bytes)",
  6662. pdev->stats.tx_i.processed.num,
  6663. pdev->stats.tx_i.processed.bytes);
  6664. DP_TRACE_STATS(INFO_HIGH,
  6665. "successfully transmitted: %u msdus (%llu bytes)",
  6666. pdev->stats.tx.tx_success.num,
  6667. pdev->stats.tx.tx_success.bytes);
  6668. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  6669. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  6670. pdev->stats.tx_i.dropped.dropped_pkt.num);
  6671. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  6672. pdev->stats.tx_i.dropped.desc_na.num);
  6673. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  6674. pdev->stats.tx_i.dropped.ring_full);
  6675. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  6676. pdev->stats.tx_i.dropped.enqueue_fail);
  6677. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  6678. pdev->stats.tx_i.dropped.dma_error);
  6679. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  6680. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  6681. pdev->stats.tx.tx_failed);
  6682. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  6683. pdev->stats.tx.dropped.age_out);
  6684. DP_TRACE_STATS(INFO_HIGH, "firmware removed packets: %u",
  6685. pdev->stats.tx.dropped.fw_rem.num);
  6686. DP_TRACE_STATS(INFO_HIGH, "firmware removed bytes: %llu",
  6687. pdev->stats.tx.dropped.fw_rem.bytes);
  6688. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  6689. pdev->stats.tx.dropped.fw_rem_tx);
  6690. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  6691. pdev->stats.tx.dropped.fw_rem_notx);
  6692. DP_TRACE_STATS(INFO_HIGH, "peer_invalid: %u",
  6693. pdev->soc->stats.tx.tx_invalid_peer.num);
  6694. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  6695. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6696. pdev->stats.tx_comp_histogram.pkts_1);
  6697. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6698. pdev->stats.tx_comp_histogram.pkts_2_20);
  6699. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6700. pdev->stats.tx_comp_histogram.pkts_21_40);
  6701. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  6702. pdev->stats.tx_comp_histogram.pkts_41_60);
  6703. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  6704. pdev->stats.tx_comp_histogram.pkts_61_80);
  6705. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  6706. pdev->stats.tx_comp_histogram.pkts_81_100);
  6707. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  6708. pdev->stats.tx_comp_histogram.pkts_101_200);
  6709. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  6710. pdev->stats.tx_comp_histogram.pkts_201_plus);
  6711. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  6712. DP_TRACE_STATS(INFO_HIGH,
  6713. "delivered %u msdus ( %llu bytes),",
  6714. pdev->stats.rx.to_stack.num,
  6715. pdev->stats.rx.to_stack.bytes);
  6716. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  6717. DP_TRACE_STATS(INFO_HIGH,
  6718. "received on reo[%d] %u msdus( %llu bytes),",
  6719. i, pdev->stats.rx.rcvd_reo[i].num,
  6720. pdev->stats.rx.rcvd_reo[i].bytes);
  6721. DP_TRACE_STATS(INFO_HIGH,
  6722. "intra-bss packets %u msdus ( %llu bytes),",
  6723. pdev->stats.rx.intra_bss.pkts.num,
  6724. pdev->stats.rx.intra_bss.pkts.bytes);
  6725. DP_TRACE_STATS(INFO_HIGH,
  6726. "intra-bss fails %u msdus ( %llu bytes),",
  6727. pdev->stats.rx.intra_bss.fail.num,
  6728. pdev->stats.rx.intra_bss.fail.bytes);
  6729. DP_TRACE_STATS(INFO_HIGH,
  6730. "raw packets %u msdus ( %llu bytes),",
  6731. pdev->stats.rx.raw.num,
  6732. pdev->stats.rx.raw.bytes);
  6733. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  6734. pdev->stats.rx.err.mic_err);
  6735. DP_TRACE_STATS(INFO_HIGH, "peer invalid %u",
  6736. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  6737. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  6738. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  6739. pdev->soc->stats.rx.err.invalid_rbm);
  6740. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  6741. pdev->soc->stats.rx.err.hal_ring_access_fail);
  6742. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  6743. error_code++) {
  6744. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  6745. continue;
  6746. DP_TRACE_STATS(INFO_HIGH,
  6747. "Reo error number (%u): %u msdus",
  6748. error_code,
  6749. pdev->soc->stats.rx.err
  6750. .reo_error[error_code]);
  6751. }
  6752. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  6753. error_code++) {
  6754. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  6755. continue;
  6756. DP_TRACE_STATS(INFO_HIGH,
  6757. "Rxdma error number (%u): %u msdus",
  6758. error_code,
  6759. pdev->soc->stats.rx.err
  6760. .rxdma_error[error_code]);
  6761. }
  6762. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  6763. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6764. pdev->stats.rx_ind_histogram.pkts_1);
  6765. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6766. pdev->stats.rx_ind_histogram.pkts_2_20);
  6767. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6768. pdev->stats.rx_ind_histogram.pkts_21_40);
  6769. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  6770. pdev->stats.rx_ind_histogram.pkts_41_60);
  6771. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  6772. pdev->stats.rx_ind_histogram.pkts_61_80);
  6773. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  6774. pdev->stats.rx_ind_histogram.pkts_81_100);
  6775. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  6776. pdev->stats.rx_ind_histogram.pkts_101_200);
  6777. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  6778. pdev->stats.rx_ind_histogram.pkts_201_plus);
  6779. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  6780. __func__,
  6781. pdev->soc->wlan_cfg_ctx
  6782. ->tso_enabled,
  6783. pdev->soc->wlan_cfg_ctx
  6784. ->lro_enabled,
  6785. pdev->soc->wlan_cfg_ctx
  6786. ->rx_hash,
  6787. pdev->soc->wlan_cfg_ctx
  6788. ->napi_enabled);
  6789. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6790. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  6791. __func__,
  6792. pdev->soc->wlan_cfg_ctx
  6793. ->tx_flow_stop_queue_threshold,
  6794. pdev->soc->wlan_cfg_ctx
  6795. ->tx_flow_start_queue_offset);
  6796. #endif
  6797. }
  6798. }
  6799. /*
  6800. * dp_txrx_dump_stats() - Dump statistics
  6801. * @value - Statistics option
  6802. */
  6803. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  6804. enum qdf_stats_verbosity_level level)
  6805. {
  6806. struct dp_soc *soc =
  6807. (struct dp_soc *)psoc;
  6808. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6809. if (!soc) {
  6810. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6811. "%s: soc is NULL", __func__);
  6812. return QDF_STATUS_E_INVAL;
  6813. }
  6814. switch (value) {
  6815. case CDP_TXRX_PATH_STATS:
  6816. dp_txrx_path_stats(soc);
  6817. break;
  6818. case CDP_RX_RING_STATS:
  6819. dp_print_per_ring_stats(soc);
  6820. break;
  6821. case CDP_TXRX_TSO_STATS:
  6822. /* TODO: NOT IMPLEMENTED */
  6823. break;
  6824. case CDP_DUMP_TX_FLOW_POOL_INFO:
  6825. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  6826. break;
  6827. case CDP_DP_NAPI_STATS:
  6828. dp_print_napi_stats(soc);
  6829. break;
  6830. case CDP_TXRX_DESC_STATS:
  6831. /* TODO: NOT IMPLEMENTED */
  6832. break;
  6833. default:
  6834. status = QDF_STATUS_E_INVAL;
  6835. break;
  6836. }
  6837. return status;
  6838. }
  6839. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6840. /**
  6841. * dp_update_flow_control_parameters() - API to store datapath
  6842. * config parameters
  6843. * @soc: soc handle
  6844. * @cfg: ini parameter handle
  6845. *
  6846. * Return: void
  6847. */
  6848. static inline
  6849. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6850. struct cdp_config_params *params)
  6851. {
  6852. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  6853. params->tx_flow_stop_queue_threshold;
  6854. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  6855. params->tx_flow_start_queue_offset;
  6856. }
  6857. #else
  6858. static inline
  6859. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6860. struct cdp_config_params *params)
  6861. {
  6862. }
  6863. #endif
  6864. /**
  6865. * dp_update_config_parameters() - API to store datapath
  6866. * config parameters
  6867. * @soc: soc handle
  6868. * @cfg: ini parameter handle
  6869. *
  6870. * Return: status
  6871. */
  6872. static
  6873. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  6874. struct cdp_config_params *params)
  6875. {
  6876. struct dp_soc *soc = (struct dp_soc *)psoc;
  6877. if (!(soc)) {
  6878. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6879. "%s: Invalid handle", __func__);
  6880. return QDF_STATUS_E_INVAL;
  6881. }
  6882. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  6883. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  6884. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  6885. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  6886. params->tcp_udp_checksumoffload;
  6887. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  6888. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  6889. dp_update_flow_control_parameters(soc, params);
  6890. return QDF_STATUS_SUCCESS;
  6891. }
  6892. /**
  6893. * dp_txrx_set_wds_rx_policy() - API to store datapath
  6894. * config parameters
  6895. * @vdev_handle - datapath vdev handle
  6896. * @cfg: ini parameter handle
  6897. *
  6898. * Return: status
  6899. */
  6900. #ifdef WDS_VENDOR_EXTENSION
  6901. void
  6902. dp_txrx_set_wds_rx_policy(
  6903. struct cdp_vdev *vdev_handle,
  6904. u_int32_t val)
  6905. {
  6906. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6907. struct dp_peer *peer;
  6908. if (vdev->opmode == wlan_op_mode_ap) {
  6909. /* for ap, set it on bss_peer */
  6910. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  6911. if (peer->bss_peer) {
  6912. peer->wds_ecm.wds_rx_filter = 1;
  6913. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  6914. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  6915. break;
  6916. }
  6917. }
  6918. } else if (vdev->opmode == wlan_op_mode_sta) {
  6919. peer = TAILQ_FIRST(&vdev->peer_list);
  6920. peer->wds_ecm.wds_rx_filter = 1;
  6921. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  6922. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  6923. }
  6924. }
  6925. /**
  6926. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  6927. *
  6928. * @peer_handle - datapath peer handle
  6929. * @wds_tx_ucast: policy for unicast transmission
  6930. * @wds_tx_mcast: policy for multicast transmission
  6931. *
  6932. * Return: void
  6933. */
  6934. void
  6935. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  6936. int wds_tx_ucast, int wds_tx_mcast)
  6937. {
  6938. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6939. if (wds_tx_ucast || wds_tx_mcast) {
  6940. peer->wds_enabled = 1;
  6941. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  6942. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  6943. } else {
  6944. peer->wds_enabled = 0;
  6945. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  6946. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  6947. }
  6948. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6949. FL("Policy Update set to :\
  6950. peer->wds_enabled %d\
  6951. peer->wds_ecm.wds_tx_ucast_4addr %d\
  6952. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  6953. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  6954. peer->wds_ecm.wds_tx_mcast_4addr);
  6955. return;
  6956. }
  6957. #endif
  6958. static struct cdp_wds_ops dp_ops_wds = {
  6959. .vdev_set_wds = dp_vdev_set_wds,
  6960. #ifdef WDS_VENDOR_EXTENSION
  6961. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  6962. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  6963. #endif
  6964. };
  6965. /*
  6966. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  6967. * @vdev_handle - datapath vdev handle
  6968. * @callback - callback function
  6969. * @ctxt: callback context
  6970. *
  6971. */
  6972. static void
  6973. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  6974. ol_txrx_data_tx_cb callback, void *ctxt)
  6975. {
  6976. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6977. vdev->tx_non_std_data_callback.func = callback;
  6978. vdev->tx_non_std_data_callback.ctxt = ctxt;
  6979. }
  6980. /**
  6981. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  6982. * @pdev_hdl: datapath pdev handle
  6983. *
  6984. * Return: opaque pointer to dp txrx handle
  6985. */
  6986. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  6987. {
  6988. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6989. return pdev->dp_txrx_handle;
  6990. }
  6991. /**
  6992. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  6993. * @pdev_hdl: datapath pdev handle
  6994. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  6995. *
  6996. * Return: void
  6997. */
  6998. static void
  6999. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  7000. {
  7001. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7002. pdev->dp_txrx_handle = dp_txrx_hdl;
  7003. }
  7004. /**
  7005. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  7006. * @soc_handle: datapath soc handle
  7007. *
  7008. * Return: opaque pointer to external dp (non-core DP)
  7009. */
  7010. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  7011. {
  7012. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7013. return soc->external_txrx_handle;
  7014. }
  7015. /**
  7016. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  7017. * @soc_handle: datapath soc handle
  7018. * @txrx_handle: opaque pointer to external dp (non-core DP)
  7019. *
  7020. * Return: void
  7021. */
  7022. static void
  7023. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  7024. {
  7025. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7026. soc->external_txrx_handle = txrx_handle;
  7027. }
  7028. /**
  7029. * dp_get_cfg_capabilities() - get dp capabilities
  7030. * @soc_handle: datapath soc handle
  7031. * @dp_caps: enum for dp capabilities
  7032. *
  7033. * Return: bool to determine if dp caps is enabled
  7034. */
  7035. static bool
  7036. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  7037. enum cdp_capabilities dp_caps)
  7038. {
  7039. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7040. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  7041. }
  7042. #ifdef FEATURE_AST
  7043. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  7044. {
  7045. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  7046. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  7047. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7048. /*
  7049. * For BSS peer, new peer is not created on alloc_node if the
  7050. * peer with same address already exists , instead refcnt is
  7051. * increased for existing peer. Correspondingly in delete path,
  7052. * only refcnt is decreased; and peer is only deleted , when all
  7053. * references are deleted. So delete_in_progress should not be set
  7054. * for bss_peer, unless only 2 reference remains (peer map reference
  7055. * and peer hash table reference).
  7056. */
  7057. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  7058. return;
  7059. }
  7060. peer->delete_in_progress = true;
  7061. dp_peer_delete_ast_entries(soc, peer);
  7062. }
  7063. #endif
  7064. #ifdef ATH_SUPPORT_NAC_RSSI
  7065. /**
  7066. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  7067. * @vdev_hdl: DP vdev handle
  7068. * @rssi: rssi value
  7069. *
  7070. * Return: 0 for success. nonzero for failure.
  7071. */
  7072. QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  7073. char *mac_addr,
  7074. uint8_t *rssi)
  7075. {
  7076. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  7077. struct dp_pdev *pdev = vdev->pdev;
  7078. struct dp_neighbour_peer *peer = NULL;
  7079. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  7080. *rssi = 0;
  7081. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  7082. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  7083. neighbour_peer_list_elem) {
  7084. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  7085. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  7086. *rssi = peer->rssi;
  7087. status = QDF_STATUS_SUCCESS;
  7088. break;
  7089. }
  7090. }
  7091. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  7092. return status;
  7093. }
  7094. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  7095. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  7096. uint8_t chan_num)
  7097. {
  7098. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7099. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  7100. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7101. pdev->nac_rssi_filtering = 1;
  7102. /* Store address of NAC (neighbour peer) which will be checked
  7103. * against TA of received packets.
  7104. */
  7105. if (cmd == CDP_NAC_PARAM_ADD) {
  7106. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  7107. client_macaddr);
  7108. } else if (cmd == CDP_NAC_PARAM_DEL) {
  7109. dp_update_filter_neighbour_peers(vdev_handle,
  7110. DP_NAC_PARAM_DEL,
  7111. client_macaddr);
  7112. }
  7113. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  7114. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  7115. ((void *)vdev->pdev->ctrl_pdev,
  7116. vdev->vdev_id, cmd, bssid);
  7117. return QDF_STATUS_SUCCESS;
  7118. }
  7119. #endif
  7120. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  7121. uint32_t max_peers,
  7122. bool peer_map_unmap_v2)
  7123. {
  7124. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7125. soc->max_peers = max_peers;
  7126. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  7127. if (dp_peer_find_attach(soc))
  7128. return QDF_STATUS_E_FAILURE;
  7129. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  7130. return QDF_STATUS_SUCCESS;
  7131. }
  7132. /**
  7133. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  7134. * @dp_pdev: dp pdev handle
  7135. * @ctrl_pdev: UMAC ctrl pdev handle
  7136. *
  7137. * Return: void
  7138. */
  7139. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  7140. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  7141. {
  7142. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  7143. pdev->ctrl_pdev = ctrl_pdev;
  7144. }
  7145. /*
  7146. * dp_get_cfg() - get dp cfg
  7147. * @soc: cdp soc handle
  7148. * @cfg: cfg enum
  7149. *
  7150. * Return: cfg value
  7151. */
  7152. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  7153. {
  7154. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  7155. uint32_t value = 0;
  7156. switch (cfg) {
  7157. case cfg_dp_enable_data_stall:
  7158. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  7159. break;
  7160. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  7161. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  7162. break;
  7163. case cfg_dp_tso_enable:
  7164. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  7165. break;
  7166. case cfg_dp_lro_enable:
  7167. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  7168. break;
  7169. case cfg_dp_gro_enable:
  7170. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  7171. break;
  7172. case cfg_dp_tx_flow_start_queue_offset:
  7173. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  7174. break;
  7175. case cfg_dp_tx_flow_stop_queue_threshold:
  7176. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  7177. break;
  7178. case cfg_dp_disable_intra_bss_fwd:
  7179. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  7180. break;
  7181. default:
  7182. value = 0;
  7183. }
  7184. return value;
  7185. }
  7186. static struct cdp_cmn_ops dp_ops_cmn = {
  7187. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  7188. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  7189. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  7190. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  7191. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  7192. .txrx_peer_create = dp_peer_create_wifi3,
  7193. .txrx_peer_setup = dp_peer_setup_wifi3,
  7194. #ifdef FEATURE_AST
  7195. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  7196. #else
  7197. .txrx_peer_teardown = NULL,
  7198. #endif
  7199. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  7200. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  7201. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  7202. .txrx_peer_ast_hash_find_soc = dp_peer_ast_hash_find_soc_wifi3,
  7203. .txrx_peer_ast_hash_find_by_pdevid =
  7204. dp_peer_ast_hash_find_by_pdevid_wifi3,
  7205. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  7206. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  7207. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  7208. .txrx_peer_ast_get_type = dp_peer_ast_get_type_wifi3,
  7209. .txrx_peer_ast_get_peer = dp_peer_ast_get_peer_wifi3,
  7210. .txrx_peer_ast_get_nexthop_peer_id =
  7211. dp_peer_ast_get_nexhop_peer_id_wifi3,
  7212. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  7213. .txrx_peer_ast_set_cp_ctx = dp_peer_ast_set_cp_ctx_wifi3,
  7214. .txrx_peer_ast_get_cp_ctx = dp_peer_ast_get_cp_ctx_wifi3,
  7215. .txrx_peer_ast_get_wmi_sent = dp_peer_ast_get_wmi_sent_wifi3,
  7216. .txrx_peer_ast_free_entry = dp_peer_ast_free_entry_wifi3,
  7217. #endif
  7218. .txrx_peer_delete = dp_peer_delete_wifi3,
  7219. .txrx_vdev_register = dp_vdev_register_wifi3,
  7220. .txrx_soc_detach = dp_soc_detach_wifi3,
  7221. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  7222. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  7223. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  7224. .txrx_ath_getstats = dp_get_device_stats,
  7225. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  7226. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  7227. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  7228. .delba_process = dp_delba_process_wifi3,
  7229. .set_addba_response = dp_set_addba_response,
  7230. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  7231. .flush_cache_rx_queue = NULL,
  7232. /* TODO: get API's for dscp-tid need to be added*/
  7233. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  7234. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  7235. .txrx_get_total_per = dp_get_total_per,
  7236. .txrx_stats_request = dp_txrx_stats_request,
  7237. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  7238. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  7239. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  7240. .txrx_set_nac = dp_set_nac,
  7241. .txrx_get_tx_pending = dp_get_tx_pending,
  7242. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  7243. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  7244. .display_stats = dp_txrx_dump_stats,
  7245. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  7246. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  7247. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  7248. .txrx_intr_detach = dp_soc_interrupt_detach,
  7249. .set_pn_check = dp_set_pn_check_wifi3,
  7250. .update_config_parameters = dp_update_config_parameters,
  7251. /* TODO: Add other functions */
  7252. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  7253. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  7254. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  7255. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  7256. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  7257. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  7258. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  7259. .tx_send = dp_tx_send,
  7260. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  7261. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  7262. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  7263. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  7264. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  7265. .txrx_get_os_rx_handles_from_vdev =
  7266. dp_get_os_rx_handles_from_vdev_wifi3,
  7267. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  7268. .get_dp_capabilities = dp_get_cfg_capabilities,
  7269. .txrx_get_cfg = dp_get_cfg,
  7270. };
  7271. static struct cdp_ctrl_ops dp_ops_ctrl = {
  7272. .txrx_peer_authorize = dp_peer_authorize,
  7273. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  7274. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  7275. #ifdef MESH_MODE_SUPPORT
  7276. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  7277. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  7278. #endif
  7279. .txrx_set_vdev_param = dp_set_vdev_param,
  7280. .txrx_peer_set_nawds = dp_peer_set_nawds,
  7281. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  7282. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  7283. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  7284. .txrx_update_filter_neighbour_peers =
  7285. dp_update_filter_neighbour_peers,
  7286. .txrx_get_sec_type = dp_get_sec_type,
  7287. /* TODO: Add other functions */
  7288. .txrx_wdi_event_sub = dp_wdi_event_sub,
  7289. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  7290. #ifdef WDI_EVENT_ENABLE
  7291. .txrx_get_pldev = dp_get_pldev,
  7292. #endif
  7293. .txrx_set_pdev_param = dp_set_pdev_param,
  7294. #ifdef ATH_SUPPORT_NAC_RSSI
  7295. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  7296. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  7297. #endif
  7298. .set_key = dp_set_michael_key,
  7299. };
  7300. static struct cdp_me_ops dp_ops_me = {
  7301. #ifdef ATH_SUPPORT_IQUE
  7302. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  7303. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  7304. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  7305. #endif
  7306. .tx_me_find_ast_entry = NULL,
  7307. };
  7308. static struct cdp_mon_ops dp_ops_mon = {
  7309. .txrx_monitor_set_filter_ucast_data = NULL,
  7310. .txrx_monitor_set_filter_mcast_data = NULL,
  7311. .txrx_monitor_set_filter_non_data = NULL,
  7312. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  7313. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  7314. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  7315. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  7316. /* Added support for HK advance filter */
  7317. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  7318. };
  7319. static struct cdp_host_stats_ops dp_ops_host_stats = {
  7320. .txrx_per_peer_stats = dp_get_host_peer_stats,
  7321. .get_fw_peer_stats = dp_get_fw_peer_stats,
  7322. .get_htt_stats = dp_get_htt_stats,
  7323. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  7324. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  7325. .txrx_stats_publish = dp_txrx_stats_publish,
  7326. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  7327. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  7328. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  7329. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  7330. /* TODO */
  7331. };
  7332. static struct cdp_raw_ops dp_ops_raw = {
  7333. /* TODO */
  7334. };
  7335. #ifdef CONFIG_WIN
  7336. static struct cdp_pflow_ops dp_ops_pflow = {
  7337. /* TODO */
  7338. };
  7339. #endif /* CONFIG_WIN */
  7340. #ifdef FEATURE_RUNTIME_PM
  7341. /**
  7342. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  7343. * @opaque_pdev: DP pdev context
  7344. *
  7345. * DP is ready to runtime suspend if there are no pending TX packets.
  7346. *
  7347. * Return: QDF_STATUS
  7348. */
  7349. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  7350. {
  7351. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7352. struct dp_soc *soc = pdev->soc;
  7353. /* Abort if there are any pending TX packets */
  7354. if (dp_get_tx_pending(opaque_pdev) > 0) {
  7355. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7356. FL("Abort suspend due to pending TX packets"));
  7357. return QDF_STATUS_E_AGAIN;
  7358. }
  7359. if (soc->intr_mode == DP_INTR_POLL)
  7360. qdf_timer_stop(&soc->int_timer);
  7361. return QDF_STATUS_SUCCESS;
  7362. }
  7363. /**
  7364. * dp_runtime_resume() - ensure DP is ready to runtime resume
  7365. * @opaque_pdev: DP pdev context
  7366. *
  7367. * Resume DP for runtime PM.
  7368. *
  7369. * Return: QDF_STATUS
  7370. */
  7371. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  7372. {
  7373. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7374. struct dp_soc *soc = pdev->soc;
  7375. void *hal_srng;
  7376. int i;
  7377. if (soc->intr_mode == DP_INTR_POLL)
  7378. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7379. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  7380. hal_srng = soc->tcl_data_ring[i].hal_srng;
  7381. if (hal_srng) {
  7382. /* We actually only need to acquire the lock */
  7383. hal_srng_access_start(soc->hal_soc, hal_srng);
  7384. /* Update SRC ring head pointer for HW to send
  7385. all pending packets */
  7386. hal_srng_access_end(soc->hal_soc, hal_srng);
  7387. }
  7388. }
  7389. return QDF_STATUS_SUCCESS;
  7390. }
  7391. #endif /* FEATURE_RUNTIME_PM */
  7392. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  7393. {
  7394. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7395. struct dp_soc *soc = pdev->soc;
  7396. if (soc->intr_mode == DP_INTR_POLL)
  7397. qdf_timer_stop(&soc->int_timer);
  7398. return QDF_STATUS_SUCCESS;
  7399. }
  7400. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  7401. {
  7402. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7403. struct dp_soc *soc = pdev->soc;
  7404. if (soc->intr_mode == DP_INTR_POLL)
  7405. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7406. return QDF_STATUS_SUCCESS;
  7407. }
  7408. #ifndef CONFIG_WIN
  7409. static struct cdp_misc_ops dp_ops_misc = {
  7410. .tx_non_std = dp_tx_non_std,
  7411. .get_opmode = dp_get_opmode,
  7412. #ifdef FEATURE_RUNTIME_PM
  7413. .runtime_suspend = dp_runtime_suspend,
  7414. .runtime_resume = dp_runtime_resume,
  7415. #endif /* FEATURE_RUNTIME_PM */
  7416. .pkt_log_init = dp_pkt_log_init,
  7417. .pkt_log_con_service = dp_pkt_log_con_service,
  7418. };
  7419. static struct cdp_flowctl_ops dp_ops_flowctl = {
  7420. /* WIFI 3.0 DP implement as required. */
  7421. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7422. .flow_pool_map_handler = dp_tx_flow_pool_map,
  7423. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  7424. .register_pause_cb = dp_txrx_register_pause_cb,
  7425. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  7426. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  7427. };
  7428. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  7429. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7430. };
  7431. #ifdef IPA_OFFLOAD
  7432. static struct cdp_ipa_ops dp_ops_ipa = {
  7433. .ipa_get_resource = dp_ipa_get_resource,
  7434. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  7435. .ipa_op_response = dp_ipa_op_response,
  7436. .ipa_register_op_cb = dp_ipa_register_op_cb,
  7437. .ipa_get_stat = dp_ipa_get_stat,
  7438. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  7439. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  7440. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  7441. .ipa_setup = dp_ipa_setup,
  7442. .ipa_cleanup = dp_ipa_cleanup,
  7443. .ipa_setup_iface = dp_ipa_setup_iface,
  7444. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  7445. .ipa_enable_pipes = dp_ipa_enable_pipes,
  7446. .ipa_disable_pipes = dp_ipa_disable_pipes,
  7447. .ipa_set_perf_level = dp_ipa_set_perf_level
  7448. };
  7449. #endif
  7450. static struct cdp_bus_ops dp_ops_bus = {
  7451. .bus_suspend = dp_bus_suspend,
  7452. .bus_resume = dp_bus_resume
  7453. };
  7454. static struct cdp_ocb_ops dp_ops_ocb = {
  7455. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7456. };
  7457. static struct cdp_throttle_ops dp_ops_throttle = {
  7458. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7459. };
  7460. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  7461. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7462. };
  7463. static struct cdp_cfg_ops dp_ops_cfg = {
  7464. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7465. };
  7466. /*
  7467. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  7468. * @dev: physical device instance
  7469. * @peer_mac_addr: peer mac address
  7470. * @local_id: local id for the peer
  7471. * @debug_id: to track enum peer access
  7472. *
  7473. * Return: peer instance pointer
  7474. */
  7475. static inline void *
  7476. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  7477. uint8_t *local_id,
  7478. enum peer_debug_id_type debug_id)
  7479. {
  7480. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  7481. struct dp_peer *peer;
  7482. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  7483. if (!peer)
  7484. return NULL;
  7485. *local_id = peer->local_id;
  7486. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  7487. return peer;
  7488. }
  7489. /*
  7490. * dp_peer_release_ref - release peer ref count
  7491. * @peer: peer handle
  7492. * @debug_id: to track enum peer access
  7493. *
  7494. * Return: None
  7495. */
  7496. static inline
  7497. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  7498. {
  7499. dp_peer_unref_delete(peer);
  7500. }
  7501. static struct cdp_peer_ops dp_ops_peer = {
  7502. .register_peer = dp_register_peer,
  7503. .clear_peer = dp_clear_peer,
  7504. .find_peer_by_addr = dp_find_peer_by_addr,
  7505. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  7506. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  7507. .peer_release_ref = dp_peer_release_ref,
  7508. .local_peer_id = dp_local_peer_id,
  7509. .peer_find_by_local_id = dp_peer_find_by_local_id,
  7510. .peer_state_update = dp_peer_state_update,
  7511. .get_vdevid = dp_get_vdevid,
  7512. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  7513. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  7514. .get_vdev_for_peer = dp_get_vdev_for_peer,
  7515. .get_peer_state = dp_get_peer_state,
  7516. };
  7517. #endif
  7518. static struct cdp_ops dp_txrx_ops = {
  7519. .cmn_drv_ops = &dp_ops_cmn,
  7520. .ctrl_ops = &dp_ops_ctrl,
  7521. .me_ops = &dp_ops_me,
  7522. .mon_ops = &dp_ops_mon,
  7523. .host_stats_ops = &dp_ops_host_stats,
  7524. .wds_ops = &dp_ops_wds,
  7525. .raw_ops = &dp_ops_raw,
  7526. #ifdef CONFIG_WIN
  7527. .pflow_ops = &dp_ops_pflow,
  7528. #endif /* CONFIG_WIN */
  7529. #ifndef CONFIG_WIN
  7530. .misc_ops = &dp_ops_misc,
  7531. .cfg_ops = &dp_ops_cfg,
  7532. .flowctl_ops = &dp_ops_flowctl,
  7533. .l_flowctl_ops = &dp_ops_l_flowctl,
  7534. #ifdef IPA_OFFLOAD
  7535. .ipa_ops = &dp_ops_ipa,
  7536. #endif
  7537. .bus_ops = &dp_ops_bus,
  7538. .ocb_ops = &dp_ops_ocb,
  7539. .peer_ops = &dp_ops_peer,
  7540. .throttle_ops = &dp_ops_throttle,
  7541. .mob_stats_ops = &dp_ops_mob_stats,
  7542. #endif
  7543. };
  7544. /*
  7545. * dp_soc_set_txrx_ring_map()
  7546. * @dp_soc: DP handler for soc
  7547. *
  7548. * Return: Void
  7549. */
  7550. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  7551. {
  7552. uint32_t i;
  7553. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  7554. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  7555. }
  7556. }
  7557. #ifdef QCA_WIFI_QCA8074
  7558. /**
  7559. * dp_soc_attach_wifi3() - Attach txrx SOC
  7560. * @ctrl_psoc: Opaque SOC handle from control plane
  7561. * @htc_handle: Opaque HTC handle
  7562. * @hif_handle: Opaque HIF handle
  7563. * @qdf_osdev: QDF device
  7564. * @ol_ops: Offload Operations
  7565. * @device_id: Device ID
  7566. *
  7567. * Return: DP SOC handle on success, NULL on failure
  7568. */
  7569. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  7570. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  7571. struct ol_if_ops *ol_ops, uint16_t device_id)
  7572. {
  7573. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  7574. int target_type;
  7575. int int_ctx;
  7576. if (!soc) {
  7577. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7578. FL("DP SOC memory allocation failed"));
  7579. goto fail0;
  7580. }
  7581. int_ctx = 0;
  7582. soc->device_id = device_id;
  7583. soc->cdp_soc.ops = &dp_txrx_ops;
  7584. soc->cdp_soc.ol_ops = ol_ops;
  7585. soc->ctrl_psoc = ctrl_psoc;
  7586. soc->osdev = qdf_osdev;
  7587. soc->hif_handle = hif_handle;
  7588. soc->hal_soc = hif_get_hal_handle(hif_handle);
  7589. soc->htt_handle = htt_soc_attach(soc, ctrl_psoc, htc_handle,
  7590. soc->hal_soc, qdf_osdev);
  7591. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  7592. if (!soc->htt_handle) {
  7593. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7594. FL("HTT attach failed"));
  7595. goto fail1;
  7596. }
  7597. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  7598. if (!soc->wlan_cfg_ctx) {
  7599. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7600. FL("wlan_cfg_soc_attach failed"));
  7601. goto fail2;
  7602. }
  7603. target_type = hal_get_target_type(soc->hal_soc);
  7604. switch (target_type) {
  7605. case TARGET_TYPE_QCA6290:
  7606. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7607. REO_DST_RING_SIZE_QCA6290);
  7608. soc->ast_override_support = 1;
  7609. break;
  7610. #ifdef QCA_WIFI_QCA6390
  7611. case TARGET_TYPE_QCA6390:
  7612. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7613. REO_DST_RING_SIZE_QCA6290);
  7614. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7615. soc->ast_override_support = 1;
  7616. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  7617. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  7618. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  7619. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  7620. }
  7621. }
  7622. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  7623. break;
  7624. #endif
  7625. case TARGET_TYPE_QCA8074:
  7626. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7627. REO_DST_RING_SIZE_QCA8074);
  7628. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7629. soc->hw_nac_monitor_support = 1;
  7630. break;
  7631. case TARGET_TYPE_QCA8074V2:
  7632. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7633. REO_DST_RING_SIZE_QCA8074);
  7634. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  7635. soc->hw_nac_monitor_support = 1;
  7636. soc->ast_override_support = 1;
  7637. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  7638. break;
  7639. default:
  7640. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  7641. qdf_assert_always(0);
  7642. break;
  7643. }
  7644. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  7645. cfg_get(ctrl_psoc, CFG_DP_RX_HASH));
  7646. soc->cce_disable = false;
  7647. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  7648. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7649. CDP_CFG_MAX_PEER_ID);
  7650. if (ret != -EINVAL) {
  7651. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  7652. }
  7653. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7654. CDP_CFG_CCE_DISABLE);
  7655. if (ret == 1)
  7656. soc->cce_disable = true;
  7657. }
  7658. qdf_spinlock_create(&soc->peer_ref_mutex);
  7659. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  7660. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  7661. /* fill the tx/rx cpu ring map*/
  7662. dp_soc_set_txrx_ring_map(soc);
  7663. qdf_spinlock_create(&soc->htt_stats.lock);
  7664. /* initialize work queue for stats processing */
  7665. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  7666. return (void *)soc;
  7667. fail2:
  7668. htt_soc_detach(soc->htt_handle);
  7669. fail1:
  7670. qdf_mem_free(soc);
  7671. fail0:
  7672. return NULL;
  7673. }
  7674. #endif
  7675. /*
  7676. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  7677. *
  7678. * @soc: handle to DP soc
  7679. * @mac_id: MAC id
  7680. *
  7681. * Return: Return pdev corresponding to MAC
  7682. */
  7683. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  7684. {
  7685. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  7686. return soc->pdev_list[mac_id];
  7687. /* Typically for MCL as there only 1 PDEV*/
  7688. return soc->pdev_list[0];
  7689. }
  7690. /*
  7691. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  7692. * @soc: DP SoC context
  7693. * @max_mac_rings: No of MAC rings
  7694. *
  7695. * Return: None
  7696. */
  7697. static
  7698. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  7699. int *max_mac_rings)
  7700. {
  7701. bool dbs_enable = false;
  7702. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  7703. dbs_enable = soc->cdp_soc.ol_ops->
  7704. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  7705. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  7706. }
  7707. /*
  7708. * dp_set_pktlog_wifi3() - attach txrx vdev
  7709. * @pdev: Datapath PDEV handle
  7710. * @event: which event's notifications are being subscribed to
  7711. * @enable: WDI event subscribe or not. (True or False)
  7712. *
  7713. * Return: Success, NULL on failure
  7714. */
  7715. #ifdef WDI_EVENT_ENABLE
  7716. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  7717. bool enable)
  7718. {
  7719. struct dp_soc *soc = pdev->soc;
  7720. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  7721. int max_mac_rings = wlan_cfg_get_num_mac_rings
  7722. (pdev->wlan_cfg_ctx);
  7723. uint8_t mac_id = 0;
  7724. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  7725. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  7726. FL("Max_mac_rings %d "),
  7727. max_mac_rings);
  7728. if (enable) {
  7729. switch (event) {
  7730. case WDI_EVENT_RX_DESC:
  7731. if (pdev->monitor_vdev) {
  7732. /* Nothing needs to be done if monitor mode is
  7733. * enabled
  7734. */
  7735. return 0;
  7736. }
  7737. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  7738. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  7739. htt_tlv_filter.mpdu_start = 1;
  7740. htt_tlv_filter.msdu_start = 1;
  7741. htt_tlv_filter.msdu_end = 1;
  7742. htt_tlv_filter.mpdu_end = 1;
  7743. htt_tlv_filter.packet_header = 1;
  7744. htt_tlv_filter.attention = 1;
  7745. htt_tlv_filter.ppdu_start = 1;
  7746. htt_tlv_filter.ppdu_end = 1;
  7747. htt_tlv_filter.ppdu_end_user_stats = 1;
  7748. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7749. htt_tlv_filter.ppdu_end_status_done = 1;
  7750. htt_tlv_filter.enable_fp = 1;
  7751. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7752. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7753. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7754. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7755. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7756. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7757. for (mac_id = 0; mac_id < max_mac_rings;
  7758. mac_id++) {
  7759. int mac_for_pdev =
  7760. dp_get_mac_id_for_pdev(mac_id,
  7761. pdev->pdev_id);
  7762. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7763. mac_for_pdev,
  7764. pdev->rxdma_mon_status_ring[mac_id]
  7765. .hal_srng,
  7766. RXDMA_MONITOR_STATUS,
  7767. RX_BUFFER_SIZE,
  7768. &htt_tlv_filter);
  7769. }
  7770. if (soc->reap_timer_init)
  7771. qdf_timer_mod(&soc->mon_reap_timer,
  7772. DP_INTR_POLL_TIMER_MS);
  7773. }
  7774. break;
  7775. case WDI_EVENT_LITE_RX:
  7776. if (pdev->monitor_vdev) {
  7777. /* Nothing needs to be done if monitor mode is
  7778. * enabled
  7779. */
  7780. return 0;
  7781. }
  7782. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  7783. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  7784. htt_tlv_filter.ppdu_start = 1;
  7785. htt_tlv_filter.ppdu_end = 1;
  7786. htt_tlv_filter.ppdu_end_user_stats = 1;
  7787. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7788. htt_tlv_filter.ppdu_end_status_done = 1;
  7789. htt_tlv_filter.mpdu_start = 1;
  7790. htt_tlv_filter.enable_fp = 1;
  7791. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7792. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7793. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7794. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7795. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7796. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7797. for (mac_id = 0; mac_id < max_mac_rings;
  7798. mac_id++) {
  7799. int mac_for_pdev =
  7800. dp_get_mac_id_for_pdev(mac_id,
  7801. pdev->pdev_id);
  7802. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7803. mac_for_pdev,
  7804. pdev->rxdma_mon_status_ring[mac_id]
  7805. .hal_srng,
  7806. RXDMA_MONITOR_STATUS,
  7807. RX_BUFFER_SIZE_PKTLOG_LITE,
  7808. &htt_tlv_filter);
  7809. }
  7810. if (soc->reap_timer_init)
  7811. qdf_timer_mod(&soc->mon_reap_timer,
  7812. DP_INTR_POLL_TIMER_MS);
  7813. }
  7814. break;
  7815. case WDI_EVENT_LITE_T2H:
  7816. if (pdev->monitor_vdev) {
  7817. /* Nothing needs to be done if monitor mode is
  7818. * enabled
  7819. */
  7820. return 0;
  7821. }
  7822. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7823. int mac_for_pdev = dp_get_mac_id_for_pdev(
  7824. mac_id, pdev->pdev_id);
  7825. pdev->pktlog_ppdu_stats = true;
  7826. dp_h2t_cfg_stats_msg_send(pdev,
  7827. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  7828. mac_for_pdev);
  7829. }
  7830. break;
  7831. default:
  7832. /* Nothing needs to be done for other pktlog types */
  7833. break;
  7834. }
  7835. } else {
  7836. switch (event) {
  7837. case WDI_EVENT_RX_DESC:
  7838. case WDI_EVENT_LITE_RX:
  7839. if (pdev->monitor_vdev) {
  7840. /* Nothing needs to be done if monitor mode is
  7841. * enabled
  7842. */
  7843. return 0;
  7844. }
  7845. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  7846. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  7847. for (mac_id = 0; mac_id < max_mac_rings;
  7848. mac_id++) {
  7849. int mac_for_pdev =
  7850. dp_get_mac_id_for_pdev(mac_id,
  7851. pdev->pdev_id);
  7852. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7853. mac_for_pdev,
  7854. pdev->rxdma_mon_status_ring[mac_id]
  7855. .hal_srng,
  7856. RXDMA_MONITOR_STATUS,
  7857. RX_BUFFER_SIZE,
  7858. &htt_tlv_filter);
  7859. }
  7860. if (soc->reap_timer_init)
  7861. qdf_timer_stop(&soc->mon_reap_timer);
  7862. }
  7863. break;
  7864. case WDI_EVENT_LITE_T2H:
  7865. if (pdev->monitor_vdev) {
  7866. /* Nothing needs to be done if monitor mode is
  7867. * enabled
  7868. */
  7869. return 0;
  7870. }
  7871. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  7872. * passing value 0. Once these macros will define in htt
  7873. * header file will use proper macros
  7874. */
  7875. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7876. int mac_for_pdev =
  7877. dp_get_mac_id_for_pdev(mac_id,
  7878. pdev->pdev_id);
  7879. pdev->pktlog_ppdu_stats = false;
  7880. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  7881. dp_h2t_cfg_stats_msg_send(pdev, 0,
  7882. mac_for_pdev);
  7883. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  7884. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  7885. mac_for_pdev);
  7886. } else if (pdev->enhanced_stats_en) {
  7887. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  7888. mac_for_pdev);
  7889. }
  7890. }
  7891. break;
  7892. default:
  7893. /* Nothing needs to be done for other pktlog types */
  7894. break;
  7895. }
  7896. }
  7897. return 0;
  7898. }
  7899. #endif