123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529 |
- /* SPDX-License-Identifier: GPL-2.0-only */
- /* Copyright (c) 2015, 2019-2021, The Linux Foundation. All rights reserved.
- */
- #ifndef WSA884X_REGISTERS_H
- #define WSA884X_REGISTERS_H
- enum {
- REG_NO_ACCESS,
- RD_REG,
- WR_REG,
- RD_WR_REG,
- };
- #define WSA884X_BASE 0x3000
- #define WSA884X_REG(reg) (reg - WSA884X_BASE)
- #define WSA884X_BG_TSADC_BASE (WSA884X_BASE+0x01)
- #define WSA884X_BG_CTRL (WSA884X_BG_TSADC_BASE+0x00)
- #define WSA884X_ADC_CTRL (WSA884X_BG_TSADC_BASE+0x01)
- #define WSA884X_BOP1_PROG (WSA884X_BG_TSADC_BASE+0x02)
- #define WSA884X_BOP2_PROG (WSA884X_BG_TSADC_BASE+0x03)
- #define WSA884X_UVLO_PROG (WSA884X_BG_TSADC_BASE+0x04)
- #define WSA884X_UVLO_PROG1 (WSA884X_BG_TSADC_BASE+0x05)
- #define WSA884X_SPARE_CTRL_0 (WSA884X_BG_TSADC_BASE+0x06)
- #define WSA884X_SPARE_CTRL_1 (WSA884X_BG_TSADC_BASE+0x07)
- #define WSA884X_SPARE_CTRL_2 (WSA884X_BG_TSADC_BASE+0x08)
- #define WSA884X_SPARE_CTRL_3 (WSA884X_BG_TSADC_BASE+0x09)
- #define WSA884X_REF_CTRL (WSA884X_BG_TSADC_BASE+0x0a)
- #define WSA884X_BG_TEST_CTL (WSA884X_BG_TSADC_BASE+0x0b)
- #define WSA884X_BG_BIAS (WSA884X_BG_TSADC_BASE+0x0c)
- #define WSA884X_ADC_PROG (WSA884X_BG_TSADC_BASE+0x0d)
- #define WSA884X_ADC_IREF_CTL (WSA884X_BG_TSADC_BASE+0x0e)
- #define WSA884X_ADC_ISENS_CTL (WSA884X_BG_TSADC_BASE+0x0f)
- #define WSA884X_ADC_CLK_CTL (WSA884X_BG_TSADC_BASE+0x10)
- #define WSA884X_ADC_TEST_CTL (WSA884X_BG_TSADC_BASE+0x11)
- #define WSA884X_ADC_BIAS (WSA884X_BG_TSADC_BASE+0x12)
- #define WSA884X_VBAT_SNS (WSA884X_BG_TSADC_BASE+0x13)
- #define WSA884X_DOUT_MSB (WSA884X_BG_TSADC_BASE+0x14)
- #define WSA884X_DOUT_LSB (WSA884X_BG_TSADC_BASE+0x15)
- #define WSA884X_BOP_ATEST_SEL (WSA884X_BG_TSADC_BASE+0x16)
- #define WSA884X_MISC0 (WSA884X_BG_TSADC_BASE+0x17)
- #define WSA884X_MISC1 (WSA884X_BG_TSADC_BASE+0x18)
- #define WSA884X_MISC2 (WSA884X_BG_TSADC_BASE+0x19)
- #define WSA884X_MISC3 (WSA884X_BG_TSADC_BASE+0x1a)
- #define WSA884X_SPARE_TSBG_0 (WSA884X_BG_TSADC_BASE+0x1b)
- #define WSA884X_SPARE_TUNE_0 (WSA884X_BG_TSADC_BASE+0x1c)
- #define WSA884X_SPARE_TUNE_1 (WSA884X_BG_TSADC_BASE+0x1d)
- #define WSA884X_IVSENSE_BASE (WSA884X_BASE+0x20)
- #define WSA884X_VSENSE1 (WSA884X_IVSENSE_BASE+0x00)
- #define WSA884X_ISENSE2 (WSA884X_IVSENSE_BASE+0x01)
- #define WSA884X_SPARE_CTL_1 (WSA884X_IVSENSE_BASE+0x02)
- #define WSA884X_SPARE_CTL_2 (WSA884X_IVSENSE_BASE+0x03)
- #define WSA884X_SPARE_CTL_3 (WSA884X_IVSENSE_BASE+0x04)
- #define WSA884X_SPARE_CTL_4 (WSA884X_IVSENSE_BASE+0x05)
- #define WSA884X_EN (WSA884X_IVSENSE_BASE+0x06)
- #define WSA884X_OVERRIDE1 (WSA884X_IVSENSE_BASE+0x07)
- #define WSA884X_OVERRIDE2 (WSA884X_IVSENSE_BASE+0x08)
- #define WSA884X_ISENSE1 (WSA884X_IVSENSE_BASE+0x09)
- #define WSA884X_ISENSE_CAL (WSA884X_IVSENSE_BASE+0x0a)
- #define WSA884X_MISC (WSA884X_IVSENSE_BASE+0x0b)
- #define WSA884X_ADC_0 (WSA884X_IVSENSE_BASE+0x0c)
- #define WSA884X_ADC_1 (WSA884X_IVSENSE_BASE+0x0d)
- #define WSA884X_ADC_2 (WSA884X_IVSENSE_BASE+0x0e)
- #define WSA884X_ADC_3 (WSA884X_IVSENSE_BASE+0x0f)
- #define WSA884X_ADC_4 (WSA884X_IVSENSE_BASE+0x10)
- #define WSA884X_ADC_5 (WSA884X_IVSENSE_BASE+0x11)
- #define WSA884X_ADC_6 (WSA884X_IVSENSE_BASE+0x12)
- #define WSA884X_ADC_7 (WSA884X_IVSENSE_BASE+0x13)
- #define WSA884X_STATUS (WSA884X_IVSENSE_BASE+0x14)
- #define WSA884X_IVSENSE_SPARE_TUNE_1 (WSA884X_IVSENSE_BASE+0x15)
- #define WSA884X_SPARE_TUNE_2 (WSA884X_IVSENSE_BASE+0x16)
- #define WSA884X_SPARE_TUNE_3 (WSA884X_IVSENSE_BASE+0x17)
- #define WSA884X_SPARE_TUNE_4 (WSA884X_IVSENSE_BASE+0x18)
- #define WSA884X_SPK_TOP_BASE (WSA884X_BASE+0x40)
- #define WSA884X_TOP_CTRL1 (WSA884X_SPK_TOP_BASE+0x00)
- #define WSA884X_CLIP_DET_CTRL1 (WSA884X_SPK_TOP_BASE+0x01)
- #define WSA884X_CLIP_DET_CTRL2 (WSA884X_SPK_TOP_BASE+0x02)
- #define WSA884X_DAC_CTRL1 (WSA884X_SPK_TOP_BASE+0x03)
- #define WSA884X_DAC_VCM_CTRL_REG1 (WSA884X_SPK_TOP_BASE+0x04)
- #define WSA884X_DAC_VCM_CTRL_REG2 (WSA884X_SPK_TOP_BASE+0x05)
- #define WSA884X_DAC_VCM_CTRL_REG3 (WSA884X_SPK_TOP_BASE+0x06)
- #define WSA884X_DAC_VCM_CTRL_REG4 (WSA884X_SPK_TOP_BASE+0x07)
- #define WSA884X_DAC_VCM_CTRL_REG5 (WSA884X_SPK_TOP_BASE+0x08)
- #define WSA884X_DAC_VCM_CTRL_REG6 (WSA884X_SPK_TOP_BASE+0x09)
- #define WSA884X_PWM_CLK_CTL (WSA884X_SPK_TOP_BASE+0x0a)
- #define WSA884X_DRV_LF_LDO_SEL (WSA884X_SPK_TOP_BASE+0x0b)
- #define WSA884X_OCP_CTL (WSA884X_SPK_TOP_BASE+0x0c)
- #define WSA884X_PDRV_HS_CTL (WSA884X_SPK_TOP_BASE+0x0d)
- #define WSA884X_PDRV_LS_CTL (WSA884X_SPK_TOP_BASE+0x0e)
- #define WSA884X_SPK_TOP_SPARE_CTL_1 (WSA884X_SPK_TOP_BASE+0x0f)
- #define WSA884X_SPK_TOP_SPARE_CTL_2 (WSA884X_SPK_TOP_BASE+0x10)
- #define WSA884X_SPK_TOP_SPARE_CTL_3 (WSA884X_SPK_TOP_BASE+0x11)
- #define WSA884X_SPK_TOP_SPARE_CTL_4 (WSA884X_SPK_TOP_BASE+0x12)
- #define WSA884X_SPARE_CTL_5 (WSA884X_SPK_TOP_BASE+0x13)
- #define WSA884X_DAC_EN_DEBUG_REG (WSA884X_SPK_TOP_BASE+0x14)
- #define WSA884X_DAC_OPAMP_BIAS1_REG (WSA884X_SPK_TOP_BASE+0x15)
- #define WSA884X_DAC_OPAMP_BIAS2_REG (WSA884X_SPK_TOP_BASE+0x16)
- #define WSA884X_DAC_TUNE1 (WSA884X_SPK_TOP_BASE+0x17)
- #define WSA884X_DAC_VOLTAGE_CTRL_REG (WSA884X_SPK_TOP_BASE+0x18)
- #define WSA884X_ATEST1_REG (WSA884X_SPK_TOP_BASE+0x19)
- #define WSA884X_ATEST2_REG (WSA884X_SPK_TOP_BASE+0x1a)
- #define WSA884X_TOP_BIAS_REG1 (WSA884X_SPK_TOP_BASE+0x1b)
- #define WSA884X_TOP_BIAS_REG2 (WSA884X_SPK_TOP_BASE+0x1c)
- #define WSA884X_TOP_BIAS_REG3 (WSA884X_SPK_TOP_BASE+0x1d)
- #define WSA884X_TOP_BIAS_REG4 (WSA884X_SPK_TOP_BASE+0x1e)
- #define WSA884X_PWRSTG_DBG2 (WSA884X_SPK_TOP_BASE+0x1f)
- #define WSA884X_DRV_LF_BLK_EN (WSA884X_SPK_TOP_BASE+0x20)
- #define WSA884X_DRV_LF_EN (WSA884X_SPK_TOP_BASE+0x21)
- #define WSA884X_DRV_LF_MASK_DCC_CTL (WSA884X_SPK_TOP_BASE+0x22)
- #define WSA884X_DRV_LF_MISC_CTL1 (WSA884X_SPK_TOP_BASE+0x23)
- #define WSA884X_DRV_LF_REG_GAIN (WSA884X_SPK_TOP_BASE+0x24)
- #define WSA884X_DRV_OS_CAL_CTL (WSA884X_SPK_TOP_BASE+0x25)
- #define WSA884X_DRV_OS_CAL_CTL1 (WSA884X_SPK_TOP_BASE+0x26)
- #define WSA884X_PWRSTG_DBG (WSA884X_SPK_TOP_BASE+0x27)
- #define WSA884X_BBM_CTL (WSA884X_SPK_TOP_BASE+0x28)
- #define WSA884X_TOP_MISC1 (WSA884X_SPK_TOP_BASE+0x29)
- #define WSA884X_DAC_VCM_CTRL_REG7 (WSA884X_SPK_TOP_BASE+0x2a)
- #define WSA884X_TOP_BIAS_REG5 (WSA884X_SPK_TOP_BASE+0x2b)
- #define WSA884X_DRV_LF_MISC_CTL2 (WSA884X_SPK_TOP_BASE+0x2c)
- #define WSA884X_SPK_TOP_SPARE_TUNE_2 (WSA884X_SPK_TOP_BASE+0x2d)
- #define WSA884X_SPK_TOP_SPARE_TUNE_3 (WSA884X_SPK_TOP_BASE+0x2e)
- #define WSA884X_SPK_TOP_SPARE_TUNE_4 (WSA884X_SPK_TOP_BASE+0x2f)
- #define WSA884X_SPARE_TUNE_5 (WSA884X_SPK_TOP_BASE+0x30)
- #define WSA884X_SPARE_TUNE_6 (WSA884X_SPK_TOP_BASE+0x31)
- #define WSA884X_SPARE_TUNE_7 (WSA884X_SPK_TOP_BASE+0x32)
- #define WSA884X_SPARE_TUNE_8 (WSA884X_SPK_TOP_BASE+0x33)
- #define WSA884X_SPARE_TUNE_9 (WSA884X_SPK_TOP_BASE+0x34)
- #define WSA884X_SPARE_TUNE_10 (WSA884X_SPK_TOP_BASE+0x35)
- #define WSA884X_PA_STATUS0 (WSA884X_SPK_TOP_BASE+0x36)
- #define WSA884X_PA_STATUS1 (WSA884X_SPK_TOP_BASE+0x37)
- #define WSA884X_PA_STATUS2 (WSA884X_SPK_TOP_BASE+0x38)
- #define WSA884X_PA_STATUS3 (WSA884X_SPK_TOP_BASE+0x39)
- #define WSA884X_PA_STATUS4 (WSA884X_SPK_TOP_BASE+0x3a)
- #define WSA884X_PA_STATUS5 (WSA884X_SPK_TOP_BASE+0x3b)
- #define WSA884X_SPARE_RO_1 (WSA884X_SPK_TOP_BASE+0x3c)
- #define WSA884X_SPARE_RO_2 (WSA884X_SPK_TOP_BASE+0x3d)
- #define WSA884X_SPARE_RO_3 (WSA884X_SPK_TOP_BASE+0x3e)
- #define WSA884X_BOOST_BASE (WSA884X_BASE+0x90)
- #define WSA884X_STB_CTRL1 (WSA884X_BOOST_BASE+0x00)
- #define WSA884X_CURRENT_LIMIT (WSA884X_BOOST_BASE+0x01)
- #define WSA884X_BYP_CTRL1 (WSA884X_BOOST_BASE+0x02)
- #define WSA884X_SPARE_CTL_0 (WSA884X_BOOST_BASE+0x03)
- #define WSA884X_BOOST_SPARE_CTL_1 (WSA884X_BOOST_BASE+0x04)
- #define WSA884X_SPARE_RO_0 (WSA884X_BOOST_BASE+0x05)
- #define WSA884X_BOOST_SPARE_RO_1 (WSA884X_BOOST_BASE+0x06)
- #define WSA884X_IBIAS1 (WSA884X_BOOST_BASE+0x07)
- #define WSA884X_IBIAS2 (WSA884X_BOOST_BASE+0x08)
- #define WSA884X_IBIAS3 (WSA884X_BOOST_BASE+0x09)
- #define WSA884X_EN_CTRL (WSA884X_BOOST_BASE+0x0a)
- #define WSA884X_STB_CTRL2 (WSA884X_BOOST_BASE+0x0b)
- #define WSA884X_STB_CTRL3 (WSA884X_BOOST_BASE+0x0c)
- #define WSA884X_STB_CTRL4 (WSA884X_BOOST_BASE+0x0d)
- #define WSA884X_BYP_CTRL2 (WSA884X_BOOST_BASE+0x0e)
- #define WSA884X_BYP_CTRL3 (WSA884X_BOOST_BASE+0x0f)
- #define WSA884X_ZX_CTRL1 (WSA884X_BOOST_BASE+0x10)
- #define WSA884X_ZX_CTRL2 (WSA884X_BOOST_BASE+0x11)
- #define WSA884X_BLEEDER_CTRL (WSA884X_BOOST_BASE+0x12)
- #define WSA884X_BOOST_MISC (WSA884X_BOOST_BASE+0x13)
- #define WSA884X_PWRSTAGE_CTRL1 (WSA884X_BOOST_BASE+0x14)
- #define WSA884X_PWRSTAGE_CTRL2 (WSA884X_BOOST_BASE+0x15)
- #define WSA884X_PWRSTAGE_CTRL3 (WSA884X_BOOST_BASE+0x16)
- #define WSA884X_PWRSTAGE_CTRL4 (WSA884X_BOOST_BASE+0x17)
- #define WSA884X_MAXD_REG1 (WSA884X_BOOST_BASE+0x18)
- #define WSA884X_MAXD_REG2 (WSA884X_BOOST_BASE+0x19)
- #define WSA884X_ILIM_CTRL1 (WSA884X_BOOST_BASE+0x1a)
- #define WSA884X_ILIM_CTRL2 (WSA884X_BOOST_BASE+0x1b)
- #define WSA884X_TEST_CTRL1 (WSA884X_BOOST_BASE+0x1c)
- #define WSA884X_TEST_CTRL2 (WSA884X_BOOST_BASE+0x1d)
- #define WSA884X_SPARE1 (WSA884X_BOOST_BASE+0x1e)
- #define WSA884X_BOOT_CAP_CHECK (WSA884X_BOOST_BASE+0x1f)
- #define WSA884X_PON_LDOL_BASE (WSA884X_BASE+0xb0)
- #define WSA884X_PON_CTL_0 (WSA884X_PON_LDOL_BASE+0x00)
- #define WSA884X_PWRSAV_CTL (WSA884X_PON_LDOL_BASE+0x01)
- #define WSA884X_PON_LDOL_SPARE_CTL_0 (WSA884X_PON_LDOL_BASE+0x02)
- #define WSA884X_PON_LDOL_SPARE_CTL_1 (WSA884X_PON_LDOL_BASE+0x03)
- #define WSA884X_PON_LDOL_SPARE_CTL_2 (WSA884X_PON_LDOL_BASE+0x04)
- #define WSA884X_PON_LDOL_SPARE_CTL_3 (WSA884X_PON_LDOL_BASE+0x05)
- #define WSA884X_PON_CLT_1 (WSA884X_PON_LDOL_BASE+0x06)
- #define WSA884X_PON_CTL_2 (WSA884X_PON_LDOL_BASE+0x07)
- #define WSA884X_PON_CTL_3 (WSA884X_PON_LDOL_BASE+0x08)
- #define WSA884X_CKWD_CTL_0 (WSA884X_PON_LDOL_BASE+0x09)
- #define WSA884X_CKWD_CTL_1 (WSA884X_PON_LDOL_BASE+0x0a)
- #define WSA884X_CKWD_CTL_2 (WSA884X_PON_LDOL_BASE+0x0b)
- #define WSA884X_CKSK_CTL_0 (WSA884X_PON_LDOL_BASE+0x0c)
- #define WSA884X_PADSW_CTL_0 (WSA884X_PON_LDOL_BASE+0x0d)
- #define WSA884X_TEST_0 (WSA884X_PON_LDOL_BASE+0x0e)
- #define WSA884X_TEST_1 (WSA884X_PON_LDOL_BASE+0x0f)
- #define WSA884X_STATUS_0 (WSA884X_PON_LDOL_BASE+0x10)
- #define WSA884X_STATUS_1 (WSA884X_PON_LDOL_BASE+0x11)
- #define WSA884X_PON_LDOL_SPARE_TUNE_0 (WSA884X_PON_LDOL_BASE+0x12)
- #define WSA884X_PON_LDOL_SPARE_TUNE_1 (WSA884X_PON_LDOL_BASE+0x13)
- #define WSA884X_PON_LDOL_SPARE_TUNE_2 (WSA884X_PON_LDOL_BASE+0x14)
- #define WSA884X_PON_LDOL_SPARE_TUNE_3 (WSA884X_PON_LDOL_BASE+0x15)
- #define WSA884X_PON_LDOL_SPARE_TUNE_4 (WSA884X_PON_LDOL_BASE+0x16)
- #define WSA884X_DIG_CTRL0_BASE (WSA884X_BASE+0x400)
- #define WSA884X_DIG_CTRL0_PAGE (WSA884X_DIG_CTRL0_BASE+0x00)
- #define WSA884X_CHIP_ID0 (WSA884X_DIG_CTRL0_BASE+0x01)
- #define WSA884X_CHIP_ID1 (WSA884X_DIG_CTRL0_BASE+0x02)
- #define WSA884X_CHIP_ID2 (WSA884X_DIG_CTRL0_BASE+0x03)
- #define WSA884X_CHIP_ID3 (WSA884X_DIG_CTRL0_BASE+0x04)
- #define WSA884X_BUS_ID (WSA884X_DIG_CTRL0_BASE+0x05)
- #define WSA884X_CDC_RST_CTL (WSA884X_DIG_CTRL0_BASE+0x10)
- #define WSA884X_SWR_RESET_EN (WSA884X_DIG_CTRL0_BASE+0x14)
- #define WSA884X_TOP_CLK_CFG (WSA884X_DIG_CTRL0_BASE+0x18)
- #define WSA884X_SWR_CLK_RATE (WSA884X_DIG_CTRL0_BASE+0x19)
- #define WSA884X_CDC_PATH_MODE (WSA884X_DIG_CTRL0_BASE+0x1a)
- #define WSA884X_CDC_CLK_CTL (WSA884X_DIG_CTRL0_BASE+0x1c)
- #define WSA884X_PA_FSM_EN (WSA884X_DIG_CTRL0_BASE+0x30)
- #define WSA884X_PA_FSM_CTL0 (WSA884X_DIG_CTRL0_BASE+0x31)
- #define WSA884X_PA_FSM_CTL1 (WSA884X_DIG_CTRL0_BASE+0x32)
- #define WSA884X_PA_FSM_TIMER0 (WSA884X_DIG_CTRL0_BASE+0x33)
- #define WSA884X_PA_FSM_TIMER1 (WSA884X_DIG_CTRL0_BASE+0x34)
- #define WSA884X_PA_FSM_STA0 (WSA884X_DIG_CTRL0_BASE+0x35)
- #define WSA884X_PA_FSM_STA1 (WSA884X_DIG_CTRL0_BASE+0x36)
- #define WSA884X_PA_FSM_ERR_CTL (WSA884X_DIG_CTRL0_BASE+0x37)
- #define WSA884X_PA_FSM_ERR_COND0 (WSA884X_DIG_CTRL0_BASE+0x38)
- #define WSA884X_PA_FSM_ERR_COND1 (WSA884X_DIG_CTRL0_BASE+0x39)
- #define WSA884X_PA_FSM_MSK0 (WSA884X_DIG_CTRL0_BASE+0x3a)
- #define WSA884X_PA_FSM_MSK1 (WSA884X_DIG_CTRL0_BASE+0x3b)
- #define WSA884X_PA_FSM_BYP_CTL (WSA884X_DIG_CTRL0_BASE+0x3c)
- #define WSA884X_PA_FSM_BYP0 (WSA884X_DIG_CTRL0_BASE+0x3d)
- #define WSA884X_PA_FSM_BYP1 (WSA884X_DIG_CTRL0_BASE+0x3e)
- #define WSA884X_TADC_VALUE_CTL (WSA884X_DIG_CTRL0_BASE+0x50)
- #define WSA884X_TEMP_DETECT_CTL (WSA884X_DIG_CTRL0_BASE+0x51)
- #define WSA884X_TEMP_DIN_MSB (WSA884X_DIG_CTRL0_BASE+0x52)
- #define WSA884X_TEMP_DIN_LSB (WSA884X_DIG_CTRL0_BASE+0x53)
- #define WSA884X_TEMP_DOUT_MSB (WSA884X_DIG_CTRL0_BASE+0x54)
- #define WSA884X_TEMP_DOUT_LSB (WSA884X_DIG_CTRL0_BASE+0x55)
- #define WSA884X_TEMP_CONFIG0 (WSA884X_DIG_CTRL0_BASE+0x56)
- #define WSA884X_TEMP_CONFIG1 (WSA884X_DIG_CTRL0_BASE+0x57)
- #define WSA884X_VBAT_THRM_FLT_CTL (WSA884X_DIG_CTRL0_BASE+0x58)
- #define WSA884X_VBAT_CAL_CTL (WSA884X_DIG_CTRL0_BASE+0x59)
- #define WSA884X_VBAT_DIN_MSB (WSA884X_DIG_CTRL0_BASE+0x5a)
- #define WSA884X_VBAT_DIN_LSB (WSA884X_DIG_CTRL0_BASE+0x5b)
- #define WSA884X_VBAT_DOUT_MSB (WSA884X_DIG_CTRL0_BASE+0x5c)
- #define WSA884X_VBAT_DOUT_LSB (WSA884X_DIG_CTRL0_BASE+0x5d)
- #define WSA884X_VBAT_CAL_MSB (WSA884X_DIG_CTRL0_BASE+0x5e)
- #define WSA884X_VBAT_CAL_LSB (WSA884X_DIG_CTRL0_BASE+0x5f)
- #define WSA884X_UVLO_DEGLITCH_CTL (WSA884X_DIG_CTRL0_BASE+0x60)
- #define WSA884X_BOP_DEGLITCH_CTL (WSA884X_DIG_CTRL0_BASE+0x61)
- #define WSA884X_VBAT_ZONE_DETC_CTL (WSA884X_DIG_CTRL0_BASE+0x64)
- #define WSA884X_CPS_CTL (WSA884X_DIG_CTRL0_BASE+0x68)
- #define WSA884X_CDC_RX_CTL (WSA884X_DIG_CTRL0_BASE+0x70)
- #define WSA884X_CDC_SPK_DSM_A1_0 (WSA884X_DIG_CTRL0_BASE+0x71)
- #define WSA884X_CDC_SPK_DSM_A1_1 (WSA884X_DIG_CTRL0_BASE+0x72)
- #define WSA884X_CDC_SPK_DSM_A2_0 (WSA884X_DIG_CTRL0_BASE+0x73)
- #define WSA884X_CDC_SPK_DSM_A2_1 (WSA884X_DIG_CTRL0_BASE+0x74)
- #define WSA884X_CDC_SPK_DSM_A3_0 (WSA884X_DIG_CTRL0_BASE+0x75)
- #define WSA884X_CDC_SPK_DSM_A3_1 (WSA884X_DIG_CTRL0_BASE+0x76)
- #define WSA884X_CDC_SPK_DSM_A4_0 (WSA884X_DIG_CTRL0_BASE+0x77)
- #define WSA884X_CDC_SPK_DSM_A4_1 (WSA884X_DIG_CTRL0_BASE+0x78)
- #define WSA884X_CDC_SPK_DSM_A5_0 (WSA884X_DIG_CTRL0_BASE+0x79)
- #define WSA884X_CDC_SPK_DSM_A5_1 (WSA884X_DIG_CTRL0_BASE+0x7a)
- #define WSA884X_CDC_SPK_DSM_A6_0 (WSA884X_DIG_CTRL0_BASE+0x7b)
- #define WSA884X_CDC_SPK_DSM_A7_0 (WSA884X_DIG_CTRL0_BASE+0x7c)
- #define WSA884X_CDC_SPK_DSM_C_0 (WSA884X_DIG_CTRL0_BASE+0x7d)
- #define WSA884X_CDC_SPK_DSM_C_1 (WSA884X_DIG_CTRL0_BASE+0x7e)
- #define WSA884X_CDC_SPK_DSM_C_2 (WSA884X_DIG_CTRL0_BASE+0x7f)
- #define WSA884X_CDC_SPK_DSM_C_3 (WSA884X_DIG_CTRL0_BASE+0x80)
- #define WSA884X_CDC_SPK_DSM_R1 (WSA884X_DIG_CTRL0_BASE+0x81)
- #define WSA884X_CDC_SPK_DSM_R2 (WSA884X_DIG_CTRL0_BASE+0x82)
- #define WSA884X_CDC_SPK_DSM_R3 (WSA884X_DIG_CTRL0_BASE+0x83)
- #define WSA884X_CDC_SPK_DSM_R4 (WSA884X_DIG_CTRL0_BASE+0x84)
- #define WSA884X_CDC_SPK_DSM_R5 (WSA884X_DIG_CTRL0_BASE+0x85)
- #define WSA884X_CDC_SPK_DSM_R6 (WSA884X_DIG_CTRL0_BASE+0x86)
- #define WSA884X_CDC_SPK_DSM_R7 (WSA884X_DIG_CTRL0_BASE+0x87)
- #define WSA884X_CDC_SPK_GAIN_PDM_0 (WSA884X_DIG_CTRL0_BASE+0x88)
- #define WSA884X_CDC_SPK_GAIN_PDM_1 (WSA884X_DIG_CTRL0_BASE+0x89)
- #define WSA884X_CDC_SPK_GAIN_PDM_2 (WSA884X_DIG_CTRL0_BASE+0x8a)
- #define WSA884X_PDM_WD_CTL (WSA884X_DIG_CTRL0_BASE+0x8b)
- #define WSA884X_DEM_BYPASS_DATA0 (WSA884X_DIG_CTRL0_BASE+0x90)
- #define WSA884X_DEM_BYPASS_DATA1 (WSA884X_DIG_CTRL0_BASE+0x91)
- #define WSA884X_DEM_BYPASS_DATA2 (WSA884X_DIG_CTRL0_BASE+0x92)
- #define WSA884X_DEM_BYPASS_DATA3 (WSA884X_DIG_CTRL0_BASE+0x93)
- #define WSA884X_DRE_CTL_0 (WSA884X_DIG_CTRL0_BASE+0xb0)
- #define WSA884X_DRE_CTL_1 (WSA884X_DIG_CTRL0_BASE+0xb1)
- #define WSA884X_DRE_IDLE_DET_CTL (WSA884X_DIG_CTRL0_BASE+0xb2)
- #define WSA884X_GAIN_RAMPING_CTL (WSA884X_DIG_CTRL0_BASE+0xb8)
- #define WSA884X_GAIN_RAMPING_MIN (WSA884X_DIG_CTRL0_BASE+0xb9)
- #define WSA884X_TAGC_CTL (WSA884X_DIG_CTRL0_BASE+0xc0)
- #define WSA884X_TAGC_TIME (WSA884X_DIG_CTRL0_BASE+0xc1)
- #define WSA884X_TAGC_FORCE_VAL (WSA884X_DIG_CTRL0_BASE+0xc2)
- #define WSA884X_VAGC_CTL (WSA884X_DIG_CTRL0_BASE+0xc8)
- #define WSA884X_VAGC_TIME (WSA884X_DIG_CTRL0_BASE+0xc9)
- #define WSA884X_VAGC_ATTN_LVL_1 (WSA884X_DIG_CTRL0_BASE+0xca)
- #define WSA884X_VAGC_ATTN_LVL_2 (WSA884X_DIG_CTRL0_BASE+0xcb)
- #define WSA884X_VAGC_ATTN_LVL_3 (WSA884X_DIG_CTRL0_BASE+0xcc)
- #define WSA884X_CLSH_CTL_0 (WSA884X_DIG_CTRL0_BASE+0xd0)
- #define WSA884X_CLSH_CTL_1 (WSA884X_DIG_CTRL0_BASE+0xd1)
- #define WSA884X_CLSH_V_HD_PA (WSA884X_DIG_CTRL0_BASE+0xd2)
- #define WSA884X_CLSH_V_PA_MIN (WSA884X_DIG_CTRL0_BASE+0xd3)
- #define WSA884X_CLSH_OVRD_VAL (WSA884X_DIG_CTRL0_BASE+0xd4)
- #define WSA884X_CLSH_HARD_MAX (WSA884X_DIG_CTRL0_BASE+0xd5)
- #define WSA884X_CLSH_SOFT_MAX (WSA884X_DIG_CTRL0_BASE+0xd6)
- #define WSA884X_CLSH_SIG_DP (WSA884X_DIG_CTRL0_BASE+0xd7)
- #define WSA884X_PBR_DELAY_CTL (WSA884X_DIG_CTRL0_BASE+0xd8)
- #define WSA884X_CLSH_SRL_MAX_PBR (WSA884X_DIG_CTRL0_BASE+0xe0)
- #define WSA884X_CLSH_VTH1 (WSA884X_DIG_CTRL0_BASE+0xe1)
- #define WSA884X_CLSH_VTH2 (WSA884X_DIG_CTRL0_BASE+0xe2)
- #define WSA884X_CLSH_VTH3 (WSA884X_DIG_CTRL0_BASE+0xe3)
- #define WSA884X_CLSH_VTH4 (WSA884X_DIG_CTRL0_BASE+0xe4)
- #define WSA884X_CLSH_VTH5 (WSA884X_DIG_CTRL0_BASE+0xe5)
- #define WSA884X_CLSH_VTH6 (WSA884X_DIG_CTRL0_BASE+0xe6)
- #define WSA884X_CLSH_VTH7 (WSA884X_DIG_CTRL0_BASE+0xe7)
- #define WSA884X_CLSH_VTH8 (WSA884X_DIG_CTRL0_BASE+0xe8)
- #define WSA884X_CLSH_VTH9 (WSA884X_DIG_CTRL0_BASE+0xe9)
- #define WSA884X_CLSH_VTH10 (WSA884X_DIG_CTRL0_BASE+0xea)
- #define WSA884X_CLSH_VTH11 (WSA884X_DIG_CTRL0_BASE+0xeb)
- #define WSA884X_CLSH_VTH12 (WSA884X_DIG_CTRL0_BASE+0xec)
- #define WSA884X_CLSH_VTH13 (WSA884X_DIG_CTRL0_BASE+0xed)
- #define WSA884X_CLSH_VTH14 (WSA884X_DIG_CTRL0_BASE+0xee)
- #define WSA884X_CLSH_VTH15 (WSA884X_DIG_CTRL0_BASE+0xef)
- #define WSA884X_DIG_CTRL1_BASE (WSA884X_BASE+0x500)
- #define WSA884X_DIG_CTRL1_PAGE (WSA884X_DIG_CTRL1_BASE+0x00)
- #define WSA884X_VPHX_SYS_EN_STATUS (WSA884X_DIG_CTRL1_BASE+0x01)
- #define WSA884X_ANA_WO_CTL_0 (WSA884X_DIG_CTRL1_BASE+0x04)
- #define WSA884X_ANA_WO_CTL_1 (WSA884X_DIG_CTRL1_BASE+0x05)
- #define WSA884X_PIN_CTL (WSA884X_DIG_CTRL1_BASE+0x10)
- #define WSA884X_PIN_CTL_OE (WSA884X_DIG_CTRL1_BASE+0x11)
- #define WSA884X_PIN_WDATA_IOPAD (WSA884X_DIG_CTRL1_BASE+0x12)
- #define WSA884X_PIN_STATUS (WSA884X_DIG_CTRL1_BASE+0x13)
- #define WSA884X_I2C_SLAVE_CTL (WSA884X_DIG_CTRL1_BASE+0x14)
- #define WSA884X_SPMI_PAD_CTL0 (WSA884X_DIG_CTRL1_BASE+0x15)
- #define WSA884X_SPMI_PAD_CTL1 (WSA884X_DIG_CTRL1_BASE+0x16)
- #define WSA884X_SPMI_PAD_CTL2 (WSA884X_DIG_CTRL1_BASE+0x17)
- #define WSA884X_MEM_CTL (WSA884X_DIG_CTRL1_BASE+0x18)
- #define WSA884X_SWR_HM_TEST0 (WSA884X_DIG_CTRL1_BASE+0x19)
- #define WSA884X_SWR_HM_TEST1 (WSA884X_DIG_CTRL1_BASE+0x1a)
- #define WSA884X_OTP_CTRL0 (WSA884X_DIG_CTRL1_BASE+0x30)
- #define WSA884X_OTP_CTRL1 (WSA884X_DIG_CTRL1_BASE+0x31)
- #define WSA884X_OTP_CTRL2 (WSA884X_DIG_CTRL1_BASE+0x32)
- #define WSA884X_OTP_STAT (WSA884X_DIG_CTRL1_BASE+0x33)
- #define WSA884X_OTP_PRG_TCSP0 (WSA884X_DIG_CTRL1_BASE+0x34)
- #define WSA884X_OTP_PRG_TCSP1 (WSA884X_DIG_CTRL1_BASE+0x35)
- #define WSA884X_OTP_PRG_TPPS (WSA884X_DIG_CTRL1_BASE+0x36)
- #define WSA884X_OTP_PRG_TVPS (WSA884X_DIG_CTRL1_BASE+0x37)
- #define WSA884X_OTP_PRG_TVPH (WSA884X_DIG_CTRL1_BASE+0x38)
- #define WSA884X_OTP_PRG_TPPR0 (WSA884X_DIG_CTRL1_BASE+0x39)
- #define WSA884X_OTP_PRG_TPPR1 (WSA884X_DIG_CTRL1_BASE+0x3a)
- #define WSA884X_OTP_PRG_TPPH (WSA884X_DIG_CTRL1_BASE+0x3b)
- #define WSA884X_OTP_PRG_END (WSA884X_DIG_CTRL1_BASE+0x3c)
- #define WSA884X_WAVG_PLAY (WSA884X_DIG_CTRL1_BASE+0x40)
- #define WSA884X_WAVG_CTL (WSA884X_DIG_CTRL1_BASE+0x41)
- #define WSA884X_WAVG_LRA_PER_0 (WSA884X_DIG_CTRL1_BASE+0x43)
- #define WSA884X_WAVG_LRA_PER_1 (WSA884X_DIG_CTRL1_BASE+0x44)
- #define WSA884X_WAVG_DELTA_THETA_0 (WSA884X_DIG_CTRL1_BASE+0x45)
- #define WSA884X_WAVG_DELTA_THETA_1 (WSA884X_DIG_CTRL1_BASE+0x46)
- #define WSA884X_WAVG_DIRECT_AMP_0 (WSA884X_DIG_CTRL1_BASE+0x47)
- #define WSA884X_WAVG_DIRECT_AMP_1 (WSA884X_DIG_CTRL1_BASE+0x48)
- #define WSA884X_WAVG_PTRN_AMP0_0 (WSA884X_DIG_CTRL1_BASE+0x49)
- #define WSA884X_WAVG_PTRN_AMP0_1 (WSA884X_DIG_CTRL1_BASE+0x4a)
- #define WSA884X_WAVG_PTRN_AMP1_0 (WSA884X_DIG_CTRL1_BASE+0x4b)
- #define WSA884X_WAVG_PTRN_AMP1_1 (WSA884X_DIG_CTRL1_BASE+0x4c)
- #define WSA884X_WAVG_PTRN_AMP2_0 (WSA884X_DIG_CTRL1_BASE+0x4d)
- #define WSA884X_WAVG_PTRN_AMP2_1 (WSA884X_DIG_CTRL1_BASE+0x4e)
- #define WSA884X_WAVG_PTRN_AMP3_0 (WSA884X_DIG_CTRL1_BASE+0x4f)
- #define WSA884X_WAVG_PTRN_AMP3_1 (WSA884X_DIG_CTRL1_BASE+0x50)
- #define WSA884X_WAVG_PTRN_AMP4_0 (WSA884X_DIG_CTRL1_BASE+0x51)
- #define WSA884X_WAVG_PTRN_AMP4_1 (WSA884X_DIG_CTRL1_BASE+0x52)
- #define WSA884X_WAVG_PTRN_AMP5_0 (WSA884X_DIG_CTRL1_BASE+0x53)
- #define WSA884X_WAVG_PTRN_AMP5_1 (WSA884X_DIG_CTRL1_BASE+0x54)
- #define WSA884X_WAVG_PTRN_AMP6_0 (WSA884X_DIG_CTRL1_BASE+0x55)
- #define WSA884X_WAVG_PTRN_AMP6_1 (WSA884X_DIG_CTRL1_BASE+0x56)
- #define WSA884X_WAVG_PTRN_AMP7_0 (WSA884X_DIG_CTRL1_BASE+0x57)
- #define WSA884X_WAVG_PTRN_AMP7_1 (WSA884X_DIG_CTRL1_BASE+0x58)
- #define WSA884X_WAVG_PER_0_1 (WSA884X_DIG_CTRL1_BASE+0x59)
- #define WSA884X_WAVG_PER_2_3 (WSA884X_DIG_CTRL1_BASE+0x5a)
- #define WSA884X_WAVG_PER_4_5 (WSA884X_DIG_CTRL1_BASE+0x5b)
- #define WSA884X_WAVG_PER_6_7 (WSA884X_DIG_CTRL1_BASE+0x5c)
- #define WSA884X_WAVG_STA (WSA884X_DIG_CTRL1_BASE+0x5d)
- #define WSA884X_INTR_MODE (WSA884X_DIG_CTRL1_BASE+0x80)
- #define WSA884X_INTR_MASK0 (WSA884X_DIG_CTRL1_BASE+0x81)
- #define WSA884X_INTR_MASK1 (WSA884X_DIG_CTRL1_BASE+0x82)
- #define WSA884X_INTR_STATUS0 (WSA884X_DIG_CTRL1_BASE+0x83)
- #define WSA884X_INTR_STATUS1 (WSA884X_DIG_CTRL1_BASE+0x84)
- #define WSA884X_INTR_CLEAR0 (WSA884X_DIG_CTRL1_BASE+0x85)
- #define WSA884X_INTR_CLEAR1 (WSA884X_DIG_CTRL1_BASE+0x86)
- #define WSA884X_INTR_LEVEL0 (WSA884X_DIG_CTRL1_BASE+0x87)
- #define WSA884X_INTR_LEVEL1 (WSA884X_DIG_CTRL1_BASE+0x88)
- #define WSA884X_INTR_SET0 (WSA884X_DIG_CTRL1_BASE+0x89)
- #define WSA884X_INTR_SET1 (WSA884X_DIG_CTRL1_BASE+0x8a)
- #define WSA884X_INTR_TEST0 (WSA884X_DIG_CTRL1_BASE+0x8b)
- #define WSA884X_INTR_TEST1 (WSA884X_DIG_CTRL1_BASE+0x8c)
- #define WSA884X_PDM_TEST_MODE (WSA884X_DIG_CTRL1_BASE+0xc0)
- #define WSA884X_ATE_TEST_MODE (WSA884X_DIG_CTRL1_BASE+0xc1)
- #define WSA884X_PA_FSM_DBG (WSA884X_DIG_CTRL1_BASE+0xc2)
- #define WSA884X_DIG_DEBUG_MODE (WSA884X_DIG_CTRL1_BASE+0xc3)
- #define WSA884X_DIG_DEBUG_SEL (WSA884X_DIG_CTRL1_BASE+0xc4)
- #define WSA884X_DIG_DEBUG_EN (WSA884X_DIG_CTRL1_BASE+0xc5)
- #define WSA884X_TADC_DETECT_DBG_CTL (WSA884X_DIG_CTRL1_BASE+0xc9)
- #define WSA884X_TADC_DEBUG_MSB (WSA884X_DIG_CTRL1_BASE+0xca)
- #define WSA884X_TADC_DEBUG_LSB (WSA884X_DIG_CTRL1_BASE+0xcb)
- #define WSA884X_SAMPLE_EDGE_SEL (WSA884X_DIG_CTRL1_BASE+0xcc)
- #define WSA884X_SWR_EDGE_SEL (WSA884X_DIG_CTRL1_BASE+0xcd)
- #define WSA884X_TEST_MODE_CTL (WSA884X_DIG_CTRL1_BASE+0xce)
- #define WSA884X_IOPAD_CTL (WSA884X_DIG_CTRL1_BASE+0xcf)
- #define WSA884X_ANA_CSR_DBG_ADD (WSA884X_DIG_CTRL1_BASE+0xd0)
- #define WSA884X_ANA_CSR_DBG_CTL (WSA884X_DIG_CTRL1_BASE+0xd1)
- #define WSA884X_CLK_DBG_CTL (WSA884X_DIG_CTRL1_BASE+0xd2)
- #define WSA884X_SPARE_R (WSA884X_DIG_CTRL1_BASE+0xf0)
- #define WSA884X_SPARE_0 (WSA884X_DIG_CTRL1_BASE+0xf1)
- #define WSA884X_SPARE_1 (WSA884X_DIG_CTRL1_BASE+0xf2)
- #define WSA884X_SPARE_2 (WSA884X_DIG_CTRL1_BASE+0xf3)
- #define WSA884X_SCODE (WSA884X_DIG_CTRL1_BASE+0xff)
- #define WSA884X_DIG_TRIM_BASE (WSA884X_BASE+0x800)
- #define WSA884X_DIG_TRIM_PAGE (WSA884X_DIG_TRIM_BASE+0x00)
- #define WSA884X_OTP_REG_0 (WSA884X_DIG_TRIM_BASE+0x80)
- #define WSA884X_OTP_REG_1 (WSA884X_DIG_TRIM_BASE+0x81)
- #define WSA884X_OTP_REG_2 (WSA884X_DIG_TRIM_BASE+0x82)
- #define WSA884X_OTP_REG_3 (WSA884X_DIG_TRIM_BASE+0x83)
- #define WSA884X_OTP_REG_4 (WSA884X_DIG_TRIM_BASE+0x84)
- #define WSA884X_OTP_REG_5 (WSA884X_DIG_TRIM_BASE+0x85)
- #define WSA884X_OTP_REG_6 (WSA884X_DIG_TRIM_BASE+0x86)
- #define WSA884X_OTP_REG_7 (WSA884X_DIG_TRIM_BASE+0x87)
- #define WSA884X_OTP_REG_8 (WSA884X_DIG_TRIM_BASE+0x88)
- #define WSA884X_OTP_REG_9 (WSA884X_DIG_TRIM_BASE+0x89)
- #define WSA884X_OTP_REG_10 (WSA884X_DIG_TRIM_BASE+0x8a)
- #define WSA884X_OTP_REG_11 (WSA884X_DIG_TRIM_BASE+0x8b)
- #define WSA884X_OTP_REG_12 (WSA884X_DIG_TRIM_BASE+0x8c)
- #define WSA884X_OTP_REG_13 (WSA884X_DIG_TRIM_BASE+0x8d)
- #define WSA884X_OTP_REG_14 (WSA884X_DIG_TRIM_BASE+0x8e)
- #define WSA884X_OTP_REG_15 (WSA884X_DIG_TRIM_BASE+0x8f)
- #define WSA884X_OTP_REG_16 (WSA884X_DIG_TRIM_BASE+0x90)
- #define WSA884X_OTP_REG_17 (WSA884X_DIG_TRIM_BASE+0x91)
- #define WSA884X_OTP_REG_18 (WSA884X_DIG_TRIM_BASE+0x92)
- #define WSA884X_OTP_REG_19 (WSA884X_DIG_TRIM_BASE+0x93)
- #define WSA884X_OTP_REG_20 (WSA884X_DIG_TRIM_BASE+0x94)
- #define WSA884X_OTP_REG_21 (WSA884X_DIG_TRIM_BASE+0x95)
- #define WSA884X_OTP_REG_22 (WSA884X_DIG_TRIM_BASE+0x96)
- #define WSA884X_OTP_REG_23 (WSA884X_DIG_TRIM_BASE+0x97)
- #define WSA884X_OTP_REG_24 (WSA884X_DIG_TRIM_BASE+0x98)
- #define WSA884X_OTP_REG_25 (WSA884X_DIG_TRIM_BASE+0x99)
- #define WSA884X_OTP_REG_26 (WSA884X_DIG_TRIM_BASE+0x9a)
- #define WSA884X_OTP_REG_27 (WSA884X_DIG_TRIM_BASE+0x9b)
- #define WSA884X_OTP_REG_28 (WSA884X_DIG_TRIM_BASE+0x9c)
- #define WSA884X_OTP_REG_29 (WSA884X_DIG_TRIM_BASE+0x9d)
- #define WSA884X_OTP_REG_30 (WSA884X_DIG_TRIM_BASE+0x9e)
- #define WSA884X_OTP_REG_31 (WSA884X_DIG_TRIM_BASE+0x9f)
- #define WSA884X_OTP_REG_32 (WSA884X_DIG_TRIM_BASE+0xa0)
- #define WSA884X_OTP_REG_33 (WSA884X_DIG_TRIM_BASE+0xa1)
- #define WSA884X_OTP_REG_34 (WSA884X_DIG_TRIM_BASE+0xa2)
- #define WSA884X_OTP_REG_35 (WSA884X_DIG_TRIM_BASE+0xa3)
- #define WSA884X_OTP_REG_36 (WSA884X_DIG_TRIM_BASE+0xa4)
- #define WSA884X_OTP_REG_37 (WSA884X_DIG_TRIM_BASE+0xa5)
- #define WSA884X_OTP_REG_38 (WSA884X_DIG_TRIM_BASE+0xa6)
- #define WSA884X_OTP_REG_39 (WSA884X_DIG_TRIM_BASE+0xa7)
- #define WSA884X_OTP_REG_40 (WSA884X_DIG_TRIM_BASE+0xa8)
- #define WSA884X_OTP_REG_41 (WSA884X_DIG_TRIM_BASE+0xa9)
- #define WSA884X_OTP_REG_63 (WSA884X_DIG_TRIM_BASE+0xbf)
- #define WSA884X_EMEM_BASE (WSA884X_BASE+0x8c0)
- #define WSA884X_EMEM_0 (WSA884X_EMEM_BASE+0x00)
- #define WSA884X_EMEM_1 (WSA884X_EMEM_BASE+0x01)
- #define WSA884X_EMEM_2 (WSA884X_EMEM_BASE+0x02)
- #define WSA884X_EMEM_3 (WSA884X_EMEM_BASE+0x03)
- #define WSA884X_EMEM_4 (WSA884X_EMEM_BASE+0x04)
- #define WSA884X_EMEM_5 (WSA884X_EMEM_BASE+0x05)
- #define WSA884X_EMEM_6 (WSA884X_EMEM_BASE+0x06)
- #define WSA884X_EMEM_7 (WSA884X_EMEM_BASE+0x07)
- #define WSA884X_EMEM_8 (WSA884X_EMEM_BASE+0x08)
- #define WSA884X_EMEM_9 (WSA884X_EMEM_BASE+0x09)
- #define WSA884X_EMEM_10 (WSA884X_EMEM_BASE+0x0a)
- #define WSA884X_EMEM_11 (WSA884X_EMEM_BASE+0x0b)
- #define WSA884X_EMEM_12 (WSA884X_EMEM_BASE+0x0c)
- #define WSA884X_EMEM_13 (WSA884X_EMEM_BASE+0x0d)
- #define WSA884X_EMEM_14 (WSA884X_EMEM_BASE+0x0e)
- #define WSA884X_EMEM_15 (WSA884X_EMEM_BASE+0x0f)
- #define WSA884X_EMEM_16 (WSA884X_EMEM_BASE+0x10)
- #define WSA884X_EMEM_17 (WSA884X_EMEM_BASE+0x11)
- #define WSA884X_EMEM_18 (WSA884X_EMEM_BASE+0x12)
- #define WSA884X_EMEM_19 (WSA884X_EMEM_BASE+0x13)
- #define WSA884X_EMEM_20 (WSA884X_EMEM_BASE+0x14)
- #define WSA884X_EMEM_21 (WSA884X_EMEM_BASE+0x15)
- #define WSA884X_EMEM_22 (WSA884X_EMEM_BASE+0x16)
- #define WSA884X_EMEM_23 (WSA884X_EMEM_BASE+0x17)
- #define WSA884X_EMEM_24 (WSA884X_EMEM_BASE+0x18)
- #define WSA884X_EMEM_25 (WSA884X_EMEM_BASE+0x19)
- #define WSA884X_EMEM_26 (WSA884X_EMEM_BASE+0x1a)
- #define WSA884X_EMEM_27 (WSA884X_EMEM_BASE+0x1b)
- #define WSA884X_EMEM_28 (WSA884X_EMEM_BASE+0x1c)
- #define WSA884X_EMEM_29 (WSA884X_EMEM_BASE+0x1d)
- #define WSA884X_EMEM_30 (WSA884X_EMEM_BASE+0x1e)
- #define WSA884X_EMEM_31 (WSA884X_EMEM_BASE+0x1f)
- #define WSA884X_EMEM_32 (WSA884X_EMEM_BASE+0x20)
- #define WSA884X_EMEM_33 (WSA884X_EMEM_BASE+0x21)
- #define WSA884X_EMEM_34 (WSA884X_EMEM_BASE+0x22)
- #define WSA884X_EMEM_35 (WSA884X_EMEM_BASE+0x23)
- #define WSA884X_EMEM_36 (WSA884X_EMEM_BASE+0x24)
- #define WSA884X_EMEM_37 (WSA884X_EMEM_BASE+0x25)
- #define WSA884X_EMEM_38 (WSA884X_EMEM_BASE+0x26)
- #define WSA884X_EMEM_39 (WSA884X_EMEM_BASE+0x27)
- #define WSA884X_EMEM_40 (WSA884X_EMEM_BASE+0x28)
- #define WSA884X_EMEM_41 (WSA884X_EMEM_BASE+0x29)
- #define WSA884X_EMEM_42 (WSA884X_EMEM_BASE+0x2a)
- #define WSA884X_EMEM_43 (WSA884X_EMEM_BASE+0x2b)
- #define WSA884X_EMEM_44 (WSA884X_EMEM_BASE+0x2c)
- #define WSA884X_EMEM_45 (WSA884X_EMEM_BASE+0x2d)
- #define WSA884X_EMEM_46 (WSA884X_EMEM_BASE+0x2e)
- #define WSA884X_EMEM_47 (WSA884X_EMEM_BASE+0x2f)
- #define WSA884X_EMEM_48 (WSA884X_EMEM_BASE+0x30)
- #define WSA884X_EMEM_49 (WSA884X_EMEM_BASE+0x31)
- #define WSA884X_EMEM_50 (WSA884X_EMEM_BASE+0x32)
- #define WSA884X_EMEM_51 (WSA884X_EMEM_BASE+0x33)
- #define WSA884X_EMEM_52 (WSA884X_EMEM_BASE+0x34)
- #define WSA884X_EMEM_53 (WSA884X_EMEM_BASE+0x35)
- #define WSA884X_EMEM_54 (WSA884X_EMEM_BASE+0x36)
- #define WSA884X_EMEM_55 (WSA884X_EMEM_BASE+0x37)
- #define WSA884X_EMEM_56 (WSA884X_EMEM_BASE+0x38)
- #define WSA884X_EMEM_57 (WSA884X_EMEM_BASE+0x39)
- #define WSA884X_EMEM_58 (WSA884X_EMEM_BASE+0x3a)
- #define WSA884X_EMEM_59 (WSA884X_EMEM_BASE+0x3b)
- #define WSA884X_EMEM_60 (WSA884X_EMEM_BASE+0x3c)
- #define WSA884X_EMEM_61 (WSA884X_EMEM_BASE+0x3d)
- #define WSA884X_EMEM_62 (WSA884X_EMEM_BASE+0x3e)
- #define WSA884X_EMEM_63 (WSA884X_EMEM_BASE+0x3f)
- #define WSA884X_NUM_REGISTERS (WSA884X_EMEM_63+1)
- #define WSA884X_MAX_REGISTER (WSA884X_NUM_REGISTERS-1)
- #endif /* WSA884X_REGISTERS_H */
|