msmhwiobase.h 8.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143
  1. /*
  2. * Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #ifndef MSMHWIOBASE_H
  17. #define MSMHWIOBASE_H
  18. #define HOST_WCSS_WCSS_BASE 0x0
  19. #define HOST_WCSS_WCSS_BASE_SIZE 0x00d00000
  20. #define HOST_WCSS_WCSS_BASE_PHYS 0x00000000
  21. #define HOST_TLMM_BASE 0x1a00000
  22. #define HOST_TLMM_BASE_SIZE 0x00100000
  23. #define HOST_TLMM_BASE_PHYS 0x01a00000
  24. #define HOST_CORE_TOP_CSR_BASE 0x1b00000
  25. #define HOST_CORE_TOP_CSR_BASE_SIZE 0x0003f000
  26. #define HOST_CORE_TOP_CSR_BASE_PHYS 0x01b00000
  27. #define HOST_SOC_WFSS_CE_REG_BASE 0x1b80000
  28. #define HOST_SOC_WFSS_CE_REG_BASE_SIZE 0x0001c000
  29. #define HOST_SOC_WFSS_CE_REG_BASE_PHYS 0x01b80000
  30. #define HOST_WL_TLMM_BASE 0x1bc0000
  31. #define HOST_WL_TLMM_BASE_SIZE 0x00020000
  32. #define HOST_WL_TLMM_BASE_PHYS 0x01bc0000
  33. #define HOST_TSENS_SROT_BASE 0x1bf0000
  34. #define HOST_TSENS_SROT_BASE_SIZE 0x00001000
  35. #define HOST_TSENS_SROT_BASE_PHYS 0x01bf0000
  36. #define HOST_TSENS_TM_BASE 0x1bf1000
  37. #define HOST_TSENS_TM_BASE_SIZE 0x00001000
  38. #define HOST_TSENS_TM_BASE_PHYS 0x01bf1000
  39. #define HOST_QDSS_QDSS_BASE 0x1c00000
  40. #define HOST_QDSS_QDSS_BASE_SIZE 0x00080000
  41. #define HOST_QDSS_QDSS_BASE_PHYS 0x01c00000
  42. #define HOST_QDSS_WRAPPER_TOP_BASE 0x1c80000
  43. #define HOST_QDSS_WRAPPER_TOP_BASE_SIZE 0x0007fffd
  44. #define HOST_QDSS_WRAPPER_TOP_BASE_PHYS 0x01c80000
  45. #define HOST_QDSS_APB_WCSS_DBG_DEC_QDSS_APB_WCSSDBG_BASE 0x1d00000
  46. #define HOST_QDSS_APB_WCSS_DBG_DEC_QDSS_APB_WCSSDBG_BASE_SIZE 0x00100000
  47. #define HOST_QDSS_APB_WCSS_DBG_DEC_QDSS_APB_WCSSDBG_BASE_PHYS 0x01d00000
  48. #define HOST_PCIE_PCIE_TOP_WRAPPER_BASE 0x1e00000
  49. #define HOST_PCIE_PCIE_TOP_WRAPPER_BASE_SIZE 0x00020000
  50. #define HOST_PCIE_PCIE_TOP_WRAPPER_BASE_PHYS 0x01e00000
  51. #define HOST_SECURITY_CONTROL_WLAN_BASE 0x1e20000
  52. #define HOST_SECURITY_CONTROL_WLAN_BASE_SIZE 0x00008000
  53. #define HOST_SECURITY_CONTROL_WLAN_BASE_PHYS 0x01e20000
  54. #define HOST_EDPD_CAL_ACC_BASE 0x1e28000
  55. #define HOST_EDPD_CAL_ACC_BASE_SIZE 0x00003000
  56. #define HOST_EDPD_CAL_ACC_BASE_PHYS 0x01e28000
  57. #define HOST_CPR_CX_CPR3_BASE 0x1e30000
  58. #define HOST_CPR_CX_CPR3_BASE_SIZE 0x00004000
  59. #define HOST_CPR_CX_CPR3_BASE_PHYS 0x01e30000
  60. #define HOST_CPR_MX_CPR3_BASE 0x1e34000
  61. #define HOST_CPR_MX_CPR3_BASE_SIZE 0x00004000
  62. #define HOST_CPR_MX_CPR3_BASE_PHYS 0x01e34000
  63. #define HOST_HZ_AUXSSAUXSS_SWI_BASE 0x1e38000
  64. #define HOST_HZ_AUXSSAUXSS_SWI_BASE_SIZE 0x00007000
  65. #define HOST_HZ_AUXSSAUXSS_SWI_BASE_PHYS 0x01e38000
  66. #define HOST_GCC_GCC_BASE 0x1e40000
  67. #define HOST_GCC_GCC_BASE_SIZE 0x0000048c
  68. #define HOST_GCC_GCC_BASE_PHYS 0x01e40000
  69. #define HOST_PCNOC_0_BUS_TIMEOUT_BASE 0x1e60000
  70. #define HOST_PCNOC_0_BUS_TIMEOUT_BASE_SIZE 0x00001000
  71. #define HOST_PCNOC_0_BUS_TIMEOUT_BASE_PHYS 0x01e60000
  72. #define HOST_PCNOC_1_BUS_TIMEOUT_BASE 0x1e61000
  73. #define HOST_PCNOC_1_BUS_TIMEOUT_BASE_SIZE 0x00001000
  74. #define HOST_PCNOC_1_BUS_TIMEOUT_BASE_PHYS 0x01e61000
  75. #define HOST_PCNOC_2_BUS_TIMEOUT_BASE 0x1e62000
  76. #define HOST_PCNOC_2_BUS_TIMEOUT_BASE_SIZE 0x00001000
  77. #define HOST_PCNOC_2_BUS_TIMEOUT_BASE_PHYS 0x01e62000
  78. #define HOST_PCNOC_3_BUS_TIMEOUT_BASE 0x1e63000
  79. #define HOST_PCNOC_3_BUS_TIMEOUT_BASE_SIZE 0x00001000
  80. #define HOST_PCNOC_3_BUS_TIMEOUT_BASE_PHYS 0x01e63000
  81. #define HOST_PCNOC_4_BUS_TIMEOUT_BASE 0x1e64000
  82. #define HOST_PCNOC_4_BUS_TIMEOUT_BASE_SIZE 0x00001000
  83. #define HOST_PCNOC_4_BUS_TIMEOUT_BASE_PHYS 0x01e64000
  84. #define HOST_RRI_PREFETCH_REG_BASE 0x1e70000
  85. #define HOST_RRI_PREFETCH_REG_BASE_SIZE 0x00010000
  86. #define HOST_RRI_PREFETCH_REG_BASE_PHYS 0x01e70000
  87. #define HOST_SYSTEM_NOC_BASE 0x1e80000
  88. #define HOST_SYSTEM_NOC_BASE_SIZE 0x0000a000
  89. #define HOST_SYSTEM_NOC_BASE_PHYS 0x01e80000
  90. #define HOST_PC_NOC_BASE 0x1f00000
  91. #define HOST_PC_NOC_BASE_SIZE 0x00003880
  92. #define HOST_PC_NOC_BASE_PHYS 0x01f00000
  93. #define HOST_WLAON_WL_AON_REG_BASE 0x1f80000
  94. #define HOST_WLAON_WL_AON_REG_BASE_SIZE 0x000007f0
  95. #define HOST_WLAON_WL_AON_REG_BASE_PHYS 0x01f80000
  96. #define HOST_SYSPM_SYSPM_REG_BASE 0x1f82000
  97. #define HOST_SYSPM_SYSPM_REG_BASE_SIZE 0x00001000
  98. #define HOST_SYSPM_SYSPM_REG_BASE_PHYS 0x01f82000
  99. #define HOST_PMU_WLAN_PMU_TOP_BASE 0x1f88000
  100. #define HOST_PMU_WLAN_PMU_TOP_BASE_SIZE 0x00000400
  101. #define HOST_PMU_WLAN_PMU_TOP_BASE_PHYS 0x01f88000
  102. #define HOST_PMU_NOC_BASE 0x1f8a000
  103. #define HOST_PMU_NOC_BASE_SIZE 0x00000080
  104. #define HOST_PMU_NOC_BASE_PHYS 0x01f8a000
  105. #define HOST_SYSTEM_IRAM 0x1400000
  106. #define HOST_SYSTEM_IRAM_SIZE 0x00025000
  107. #define HOST_SYSTEM_IRAM_PHYS 0x01400000
  108. #define HOST_PCIE_ATU_REGION 0x4000000
  109. #define HOST_PCIE_ATU_REGION_SIZE 0x40000000
  110. #define HOST_PCIE_ATU_REGION_PHYS 0x04000000
  111. #endif