123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135 |
- /*
- * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
- * SPDX-License-Identifier: ISC
- */
-
-
-
-
-
-
-
-
-
- #ifndef _VHT_SIG_B_SU40_INFO_H_
- #define _VHT_SIG_B_SU40_INFO_H_
- #if !defined(__ASSEMBLER__)
- #endif
- #define NUM_OF_DWORDS_VHT_SIG_B_SU40_INFO 2
- struct vht_sig_b_su40_info {
- #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
- uint32_t length : 19,
- vhtb_reserved : 2,
- tail : 6,
- reserved : 4,
- rx_ndp : 1;
- uint32_t length_copy : 19,
- vhtb_reserved_copy : 2,
- tail_copy : 6,
- reserved_copy : 4,
- rx_ndp_copy : 1;
- #else
- uint32_t rx_ndp : 1,
- reserved : 4,
- tail : 6,
- vhtb_reserved : 2,
- length : 19;
- uint32_t rx_ndp_copy : 1,
- reserved_copy : 4,
- tail_copy : 6,
- vhtb_reserved_copy : 2,
- length_copy : 19;
- #endif
- };
-
- #define VHT_SIG_B_SU40_INFO_LENGTH_OFFSET 0x00000000
- #define VHT_SIG_B_SU40_INFO_LENGTH_LSB 0
- #define VHT_SIG_B_SU40_INFO_LENGTH_MSB 18
- #define VHT_SIG_B_SU40_INFO_LENGTH_MASK 0x0007ffff
-
- #define VHT_SIG_B_SU40_INFO_VHTB_RESERVED_OFFSET 0x00000000
- #define VHT_SIG_B_SU40_INFO_VHTB_RESERVED_LSB 19
- #define VHT_SIG_B_SU40_INFO_VHTB_RESERVED_MSB 20
- #define VHT_SIG_B_SU40_INFO_VHTB_RESERVED_MASK 0x00180000
-
- #define VHT_SIG_B_SU40_INFO_TAIL_OFFSET 0x00000000
- #define VHT_SIG_B_SU40_INFO_TAIL_LSB 21
- #define VHT_SIG_B_SU40_INFO_TAIL_MSB 26
- #define VHT_SIG_B_SU40_INFO_TAIL_MASK 0x07e00000
-
- #define VHT_SIG_B_SU40_INFO_RESERVED_OFFSET 0x00000000
- #define VHT_SIG_B_SU40_INFO_RESERVED_LSB 27
- #define VHT_SIG_B_SU40_INFO_RESERVED_MSB 30
- #define VHT_SIG_B_SU40_INFO_RESERVED_MASK 0x78000000
-
- #define VHT_SIG_B_SU40_INFO_RX_NDP_OFFSET 0x00000000
- #define VHT_SIG_B_SU40_INFO_RX_NDP_LSB 31
- #define VHT_SIG_B_SU40_INFO_RX_NDP_MSB 31
- #define VHT_SIG_B_SU40_INFO_RX_NDP_MASK 0x80000000
-
- #define VHT_SIG_B_SU40_INFO_LENGTH_COPY_OFFSET 0x00000004
- #define VHT_SIG_B_SU40_INFO_LENGTH_COPY_LSB 0
- #define VHT_SIG_B_SU40_INFO_LENGTH_COPY_MSB 18
- #define VHT_SIG_B_SU40_INFO_LENGTH_COPY_MASK 0x0007ffff
-
- #define VHT_SIG_B_SU40_INFO_VHTB_RESERVED_COPY_OFFSET 0x00000004
- #define VHT_SIG_B_SU40_INFO_VHTB_RESERVED_COPY_LSB 19
- #define VHT_SIG_B_SU40_INFO_VHTB_RESERVED_COPY_MSB 20
- #define VHT_SIG_B_SU40_INFO_VHTB_RESERVED_COPY_MASK 0x00180000
-
- #define VHT_SIG_B_SU40_INFO_TAIL_COPY_OFFSET 0x00000004
- #define VHT_SIG_B_SU40_INFO_TAIL_COPY_LSB 21
- #define VHT_SIG_B_SU40_INFO_TAIL_COPY_MSB 26
- #define VHT_SIG_B_SU40_INFO_TAIL_COPY_MASK 0x07e00000
-
- #define VHT_SIG_B_SU40_INFO_RESERVED_COPY_OFFSET 0x00000004
- #define VHT_SIG_B_SU40_INFO_RESERVED_COPY_LSB 27
- #define VHT_SIG_B_SU40_INFO_RESERVED_COPY_MSB 30
- #define VHT_SIG_B_SU40_INFO_RESERVED_COPY_MASK 0x78000000
-
- #define VHT_SIG_B_SU40_INFO_RX_NDP_COPY_OFFSET 0x00000004
- #define VHT_SIG_B_SU40_INFO_RX_NDP_COPY_LSB 31
- #define VHT_SIG_B_SU40_INFO_RX_NDP_COPY_MSB 31
- #define VHT_SIG_B_SU40_INFO_RX_NDP_COPY_MASK 0x80000000
- #endif
|