tx_rate_stats_info.h 6.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145
  1. /*
  2. * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
  3. * SPDX-License-Identifier: ISC
  4. */
  5. #ifndef _TX_RATE_STATS_INFO_H_
  6. #define _TX_RATE_STATS_INFO_H_
  7. #if !defined(__ASSEMBLER__)
  8. #endif
  9. #define NUM_OF_DWORDS_TX_RATE_STATS_INFO 2
  10. struct tx_rate_stats_info {
  11. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  12. uint32_t tx_rate_stats_info_valid : 1,
  13. transmit_bw : 3,
  14. transmit_pkt_type : 4,
  15. transmit_stbc : 1,
  16. transmit_ldpc : 1,
  17. transmit_sgi : 2,
  18. transmit_mcs : 4,
  19. ofdma_transmission : 1,
  20. tones_in_ru : 12,
  21. transmit_nss : 3;
  22. uint32_t ppdu_transmission_tsf : 32;
  23. #else
  24. uint32_t transmit_nss : 3,
  25. tones_in_ru : 12,
  26. ofdma_transmission : 1,
  27. transmit_mcs : 4,
  28. transmit_sgi : 2,
  29. transmit_ldpc : 1,
  30. transmit_stbc : 1,
  31. transmit_pkt_type : 4,
  32. transmit_bw : 3,
  33. tx_rate_stats_info_valid : 1;
  34. uint32_t ppdu_transmission_tsf : 32;
  35. #endif
  36. };
  37. #define TX_RATE_STATS_INFO_TX_RATE_STATS_INFO_VALID_OFFSET 0x00000000
  38. #define TX_RATE_STATS_INFO_TX_RATE_STATS_INFO_VALID_LSB 0
  39. #define TX_RATE_STATS_INFO_TX_RATE_STATS_INFO_VALID_MSB 0
  40. #define TX_RATE_STATS_INFO_TX_RATE_STATS_INFO_VALID_MASK 0x00000001
  41. #define TX_RATE_STATS_INFO_TRANSMIT_BW_OFFSET 0x00000000
  42. #define TX_RATE_STATS_INFO_TRANSMIT_BW_LSB 1
  43. #define TX_RATE_STATS_INFO_TRANSMIT_BW_MSB 3
  44. #define TX_RATE_STATS_INFO_TRANSMIT_BW_MASK 0x0000000e
  45. #define TX_RATE_STATS_INFO_TRANSMIT_PKT_TYPE_OFFSET 0x00000000
  46. #define TX_RATE_STATS_INFO_TRANSMIT_PKT_TYPE_LSB 4
  47. #define TX_RATE_STATS_INFO_TRANSMIT_PKT_TYPE_MSB 7
  48. #define TX_RATE_STATS_INFO_TRANSMIT_PKT_TYPE_MASK 0x000000f0
  49. #define TX_RATE_STATS_INFO_TRANSMIT_STBC_OFFSET 0x00000000
  50. #define TX_RATE_STATS_INFO_TRANSMIT_STBC_LSB 8
  51. #define TX_RATE_STATS_INFO_TRANSMIT_STBC_MSB 8
  52. #define TX_RATE_STATS_INFO_TRANSMIT_STBC_MASK 0x00000100
  53. #define TX_RATE_STATS_INFO_TRANSMIT_LDPC_OFFSET 0x00000000
  54. #define TX_RATE_STATS_INFO_TRANSMIT_LDPC_LSB 9
  55. #define TX_RATE_STATS_INFO_TRANSMIT_LDPC_MSB 9
  56. #define TX_RATE_STATS_INFO_TRANSMIT_LDPC_MASK 0x00000200
  57. #define TX_RATE_STATS_INFO_TRANSMIT_SGI_OFFSET 0x00000000
  58. #define TX_RATE_STATS_INFO_TRANSMIT_SGI_LSB 10
  59. #define TX_RATE_STATS_INFO_TRANSMIT_SGI_MSB 11
  60. #define TX_RATE_STATS_INFO_TRANSMIT_SGI_MASK 0x00000c00
  61. #define TX_RATE_STATS_INFO_TRANSMIT_MCS_OFFSET 0x00000000
  62. #define TX_RATE_STATS_INFO_TRANSMIT_MCS_LSB 12
  63. #define TX_RATE_STATS_INFO_TRANSMIT_MCS_MSB 15
  64. #define TX_RATE_STATS_INFO_TRANSMIT_MCS_MASK 0x0000f000
  65. #define TX_RATE_STATS_INFO_OFDMA_TRANSMISSION_OFFSET 0x00000000
  66. #define TX_RATE_STATS_INFO_OFDMA_TRANSMISSION_LSB 16
  67. #define TX_RATE_STATS_INFO_OFDMA_TRANSMISSION_MSB 16
  68. #define TX_RATE_STATS_INFO_OFDMA_TRANSMISSION_MASK 0x00010000
  69. #define TX_RATE_STATS_INFO_TONES_IN_RU_OFFSET 0x00000000
  70. #define TX_RATE_STATS_INFO_TONES_IN_RU_LSB 17
  71. #define TX_RATE_STATS_INFO_TONES_IN_RU_MSB 28
  72. #define TX_RATE_STATS_INFO_TONES_IN_RU_MASK 0x1ffe0000
  73. #define TX_RATE_STATS_INFO_TRANSMIT_NSS_OFFSET 0x00000000
  74. #define TX_RATE_STATS_INFO_TRANSMIT_NSS_LSB 29
  75. #define TX_RATE_STATS_INFO_TRANSMIT_NSS_MSB 31
  76. #define TX_RATE_STATS_INFO_TRANSMIT_NSS_MASK 0xe0000000
  77. #define TX_RATE_STATS_INFO_PPDU_TRANSMISSION_TSF_OFFSET 0x00000004
  78. #define TX_RATE_STATS_INFO_PPDU_TRANSMISSION_TSF_LSB 0
  79. #define TX_RATE_STATS_INFO_PPDU_TRANSMISSION_TSF_MSB 31
  80. #define TX_RATE_STATS_INFO_PPDU_TRANSMISSION_TSF_MASK 0xffffffff
  81. #endif