123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525 |
- /*
- * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
- * SPDX-License-Identifier: ISC
- */
-
-
-
-
-
-
-
-
-
- #ifndef _TX_MSDU_EXTENSION_H_
- #define _TX_MSDU_EXTENSION_H_
- #if !defined(__ASSEMBLER__)
- #endif
- #define NUM_OF_DWORDS_TX_MSDU_EXTENSION 18
- struct tx_msdu_extension {
- #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
- uint32_t tso_enable : 1,
- reserved_0a : 6,
- tcp_flag : 9,
- tcp_flag_mask : 9,
- reserved_0b : 7;
- uint32_t l2_length : 16,
- ip_length : 16;
- uint32_t tcp_seq_number : 32;
- uint32_t ip_identification : 16,
- udp_length : 16;
- uint32_t checksum_offset : 14,
- partial_checksum_en : 1,
- reserved_4a : 1,
- payload_start_offset : 14,
- reserved_4b : 2;
- uint32_t payload_end_offset : 14,
- reserved_5a : 2,
- wds : 1,
- reserved_5b : 15;
- uint32_t buf0_ptr_31_0 : 32;
- uint32_t buf0_ptr_39_32 : 8,
- extn_override : 1,
- encap_type : 2,
- encrypt_type : 4,
- tqm_no_drop : 1,
- buf0_len : 16;
- uint32_t buf1_ptr_31_0 : 32;
- uint32_t buf1_ptr_39_32 : 8,
- epd : 1,
- mesh_enable : 2,
- reserved_9a : 5,
- buf1_len : 16;
- uint32_t buf2_ptr_31_0 : 32;
- uint32_t buf2_ptr_39_32 : 8,
- dscp_tid_table_num : 6,
- reserved_11a : 2,
- buf2_len : 16;
- uint32_t buf3_ptr_31_0 : 32;
- uint32_t buf3_ptr_39_32 : 8,
- reserved_13a : 8,
- buf3_len : 16;
- uint32_t buf4_ptr_31_0 : 32;
- uint32_t buf4_ptr_39_32 : 8,
- reserved_15a : 8,
- buf4_len : 16;
- uint32_t buf5_ptr_31_0 : 32;
- uint32_t buf5_ptr_39_32 : 8,
- reserved_17a : 8,
- buf5_len : 16;
- #else
- uint32_t reserved_0b : 7,
- tcp_flag_mask : 9,
- tcp_flag : 9,
- reserved_0a : 6,
- tso_enable : 1;
- uint32_t ip_length : 16,
- l2_length : 16;
- uint32_t tcp_seq_number : 32;
- uint32_t udp_length : 16,
- ip_identification : 16;
- uint32_t reserved_4b : 2,
- payload_start_offset : 14,
- reserved_4a : 1,
- partial_checksum_en : 1,
- checksum_offset : 14;
- uint32_t reserved_5b : 15,
- wds : 1,
- reserved_5a : 2,
- payload_end_offset : 14;
- uint32_t buf0_ptr_31_0 : 32;
- uint32_t buf0_len : 16,
- tqm_no_drop : 1,
- encrypt_type : 4,
- encap_type : 2,
- extn_override : 1,
- buf0_ptr_39_32 : 8;
- uint32_t buf1_ptr_31_0 : 32;
- uint32_t buf1_len : 16,
- reserved_9a : 5,
- mesh_enable : 2,
- epd : 1,
- buf1_ptr_39_32 : 8;
- uint32_t buf2_ptr_31_0 : 32;
- uint32_t buf2_len : 16,
- reserved_11a : 2,
- dscp_tid_table_num : 6,
- buf2_ptr_39_32 : 8;
- uint32_t buf3_ptr_31_0 : 32;
- uint32_t buf3_len : 16,
- reserved_13a : 8,
- buf3_ptr_39_32 : 8;
- uint32_t buf4_ptr_31_0 : 32;
- uint32_t buf4_len : 16,
- reserved_15a : 8,
- buf4_ptr_39_32 : 8;
- uint32_t buf5_ptr_31_0 : 32;
- uint32_t buf5_len : 16,
- reserved_17a : 8,
- buf5_ptr_39_32 : 8;
- #endif
- };
-
- #define TX_MSDU_EXTENSION_TSO_ENABLE_OFFSET 0x00000000
- #define TX_MSDU_EXTENSION_TSO_ENABLE_LSB 0
- #define TX_MSDU_EXTENSION_TSO_ENABLE_MSB 0
- #define TX_MSDU_EXTENSION_TSO_ENABLE_MASK 0x00000001
-
- #define TX_MSDU_EXTENSION_RESERVED_0A_OFFSET 0x00000000
- #define TX_MSDU_EXTENSION_RESERVED_0A_LSB 1
- #define TX_MSDU_EXTENSION_RESERVED_0A_MSB 6
- #define TX_MSDU_EXTENSION_RESERVED_0A_MASK 0x0000007e
-
- #define TX_MSDU_EXTENSION_TCP_FLAG_OFFSET 0x00000000
- #define TX_MSDU_EXTENSION_TCP_FLAG_LSB 7
- #define TX_MSDU_EXTENSION_TCP_FLAG_MSB 15
- #define TX_MSDU_EXTENSION_TCP_FLAG_MASK 0x0000ff80
-
- #define TX_MSDU_EXTENSION_TCP_FLAG_MASK_OFFSET 0x00000000
- #define TX_MSDU_EXTENSION_TCP_FLAG_MASK_LSB 16
- #define TX_MSDU_EXTENSION_TCP_FLAG_MASK_MSB 24
- #define TX_MSDU_EXTENSION_TCP_FLAG_MASK_MASK 0x01ff0000
-
- #define TX_MSDU_EXTENSION_RESERVED_0B_OFFSET 0x00000000
- #define TX_MSDU_EXTENSION_RESERVED_0B_LSB 25
- #define TX_MSDU_EXTENSION_RESERVED_0B_MSB 31
- #define TX_MSDU_EXTENSION_RESERVED_0B_MASK 0xfe000000
-
- #define TX_MSDU_EXTENSION_L2_LENGTH_OFFSET 0x00000004
- #define TX_MSDU_EXTENSION_L2_LENGTH_LSB 0
- #define TX_MSDU_EXTENSION_L2_LENGTH_MSB 15
- #define TX_MSDU_EXTENSION_L2_LENGTH_MASK 0x0000ffff
-
- #define TX_MSDU_EXTENSION_IP_LENGTH_OFFSET 0x00000004
- #define TX_MSDU_EXTENSION_IP_LENGTH_LSB 16
- #define TX_MSDU_EXTENSION_IP_LENGTH_MSB 31
- #define TX_MSDU_EXTENSION_IP_LENGTH_MASK 0xffff0000
-
- #define TX_MSDU_EXTENSION_TCP_SEQ_NUMBER_OFFSET 0x00000008
- #define TX_MSDU_EXTENSION_TCP_SEQ_NUMBER_LSB 0
- #define TX_MSDU_EXTENSION_TCP_SEQ_NUMBER_MSB 31
- #define TX_MSDU_EXTENSION_TCP_SEQ_NUMBER_MASK 0xffffffff
-
- #define TX_MSDU_EXTENSION_IP_IDENTIFICATION_OFFSET 0x0000000c
- #define TX_MSDU_EXTENSION_IP_IDENTIFICATION_LSB 0
- #define TX_MSDU_EXTENSION_IP_IDENTIFICATION_MSB 15
- #define TX_MSDU_EXTENSION_IP_IDENTIFICATION_MASK 0x0000ffff
-
- #define TX_MSDU_EXTENSION_UDP_LENGTH_OFFSET 0x0000000c
- #define TX_MSDU_EXTENSION_UDP_LENGTH_LSB 16
- #define TX_MSDU_EXTENSION_UDP_LENGTH_MSB 31
- #define TX_MSDU_EXTENSION_UDP_LENGTH_MASK 0xffff0000
-
- #define TX_MSDU_EXTENSION_CHECKSUM_OFFSET_OFFSET 0x00000010
- #define TX_MSDU_EXTENSION_CHECKSUM_OFFSET_LSB 0
- #define TX_MSDU_EXTENSION_CHECKSUM_OFFSET_MSB 13
- #define TX_MSDU_EXTENSION_CHECKSUM_OFFSET_MASK 0x00003fff
-
- #define TX_MSDU_EXTENSION_PARTIAL_CHECKSUM_EN_OFFSET 0x00000010
- #define TX_MSDU_EXTENSION_PARTIAL_CHECKSUM_EN_LSB 14
- #define TX_MSDU_EXTENSION_PARTIAL_CHECKSUM_EN_MSB 14
- #define TX_MSDU_EXTENSION_PARTIAL_CHECKSUM_EN_MASK 0x00004000
-
- #define TX_MSDU_EXTENSION_RESERVED_4A_OFFSET 0x00000010
- #define TX_MSDU_EXTENSION_RESERVED_4A_LSB 15
- #define TX_MSDU_EXTENSION_RESERVED_4A_MSB 15
- #define TX_MSDU_EXTENSION_RESERVED_4A_MASK 0x00008000
-
- #define TX_MSDU_EXTENSION_PAYLOAD_START_OFFSET_OFFSET 0x00000010
- #define TX_MSDU_EXTENSION_PAYLOAD_START_OFFSET_LSB 16
- #define TX_MSDU_EXTENSION_PAYLOAD_START_OFFSET_MSB 29
- #define TX_MSDU_EXTENSION_PAYLOAD_START_OFFSET_MASK 0x3fff0000
-
- #define TX_MSDU_EXTENSION_RESERVED_4B_OFFSET 0x00000010
- #define TX_MSDU_EXTENSION_RESERVED_4B_LSB 30
- #define TX_MSDU_EXTENSION_RESERVED_4B_MSB 31
- #define TX_MSDU_EXTENSION_RESERVED_4B_MASK 0xc0000000
-
- #define TX_MSDU_EXTENSION_PAYLOAD_END_OFFSET_OFFSET 0x00000014
- #define TX_MSDU_EXTENSION_PAYLOAD_END_OFFSET_LSB 0
- #define TX_MSDU_EXTENSION_PAYLOAD_END_OFFSET_MSB 13
- #define TX_MSDU_EXTENSION_PAYLOAD_END_OFFSET_MASK 0x00003fff
-
- #define TX_MSDU_EXTENSION_RESERVED_5A_OFFSET 0x00000014
- #define TX_MSDU_EXTENSION_RESERVED_5A_LSB 14
- #define TX_MSDU_EXTENSION_RESERVED_5A_MSB 15
- #define TX_MSDU_EXTENSION_RESERVED_5A_MASK 0x0000c000
-
- #define TX_MSDU_EXTENSION_WDS_OFFSET 0x00000014
- #define TX_MSDU_EXTENSION_WDS_LSB 16
- #define TX_MSDU_EXTENSION_WDS_MSB 16
- #define TX_MSDU_EXTENSION_WDS_MASK 0x00010000
-
- #define TX_MSDU_EXTENSION_RESERVED_5B_OFFSET 0x00000014
- #define TX_MSDU_EXTENSION_RESERVED_5B_LSB 17
- #define TX_MSDU_EXTENSION_RESERVED_5B_MSB 31
- #define TX_MSDU_EXTENSION_RESERVED_5B_MASK 0xfffe0000
-
- #define TX_MSDU_EXTENSION_BUF0_PTR_31_0_OFFSET 0x00000018
- #define TX_MSDU_EXTENSION_BUF0_PTR_31_0_LSB 0
- #define TX_MSDU_EXTENSION_BUF0_PTR_31_0_MSB 31
- #define TX_MSDU_EXTENSION_BUF0_PTR_31_0_MASK 0xffffffff
-
- #define TX_MSDU_EXTENSION_BUF0_PTR_39_32_OFFSET 0x0000001c
- #define TX_MSDU_EXTENSION_BUF0_PTR_39_32_LSB 0
- #define TX_MSDU_EXTENSION_BUF0_PTR_39_32_MSB 7
- #define TX_MSDU_EXTENSION_BUF0_PTR_39_32_MASK 0x000000ff
-
- #define TX_MSDU_EXTENSION_EXTN_OVERRIDE_OFFSET 0x0000001c
- #define TX_MSDU_EXTENSION_EXTN_OVERRIDE_LSB 8
- #define TX_MSDU_EXTENSION_EXTN_OVERRIDE_MSB 8
- #define TX_MSDU_EXTENSION_EXTN_OVERRIDE_MASK 0x00000100
-
- #define TX_MSDU_EXTENSION_ENCAP_TYPE_OFFSET 0x0000001c
- #define TX_MSDU_EXTENSION_ENCAP_TYPE_LSB 9
- #define TX_MSDU_EXTENSION_ENCAP_TYPE_MSB 10
- #define TX_MSDU_EXTENSION_ENCAP_TYPE_MASK 0x00000600
-
- #define TX_MSDU_EXTENSION_ENCRYPT_TYPE_OFFSET 0x0000001c
- #define TX_MSDU_EXTENSION_ENCRYPT_TYPE_LSB 11
- #define TX_MSDU_EXTENSION_ENCRYPT_TYPE_MSB 14
- #define TX_MSDU_EXTENSION_ENCRYPT_TYPE_MASK 0x00007800
-
- #define TX_MSDU_EXTENSION_TQM_NO_DROP_OFFSET 0x0000001c
- #define TX_MSDU_EXTENSION_TQM_NO_DROP_LSB 15
- #define TX_MSDU_EXTENSION_TQM_NO_DROP_MSB 15
- #define TX_MSDU_EXTENSION_TQM_NO_DROP_MASK 0x00008000
-
- #define TX_MSDU_EXTENSION_BUF0_LEN_OFFSET 0x0000001c
- #define TX_MSDU_EXTENSION_BUF0_LEN_LSB 16
- #define TX_MSDU_EXTENSION_BUF0_LEN_MSB 31
- #define TX_MSDU_EXTENSION_BUF0_LEN_MASK 0xffff0000
-
- #define TX_MSDU_EXTENSION_BUF1_PTR_31_0_OFFSET 0x00000020
- #define TX_MSDU_EXTENSION_BUF1_PTR_31_0_LSB 0
- #define TX_MSDU_EXTENSION_BUF1_PTR_31_0_MSB 31
- #define TX_MSDU_EXTENSION_BUF1_PTR_31_0_MASK 0xffffffff
-
- #define TX_MSDU_EXTENSION_BUF1_PTR_39_32_OFFSET 0x00000024
- #define TX_MSDU_EXTENSION_BUF1_PTR_39_32_LSB 0
- #define TX_MSDU_EXTENSION_BUF1_PTR_39_32_MSB 7
- #define TX_MSDU_EXTENSION_BUF1_PTR_39_32_MASK 0x000000ff
-
- #define TX_MSDU_EXTENSION_EPD_OFFSET 0x00000024
- #define TX_MSDU_EXTENSION_EPD_LSB 8
- #define TX_MSDU_EXTENSION_EPD_MSB 8
- #define TX_MSDU_EXTENSION_EPD_MASK 0x00000100
-
- #define TX_MSDU_EXTENSION_MESH_ENABLE_OFFSET 0x00000024
- #define TX_MSDU_EXTENSION_MESH_ENABLE_LSB 9
- #define TX_MSDU_EXTENSION_MESH_ENABLE_MSB 10
- #define TX_MSDU_EXTENSION_MESH_ENABLE_MASK 0x00000600
-
- #define TX_MSDU_EXTENSION_RESERVED_9A_OFFSET 0x00000024
- #define TX_MSDU_EXTENSION_RESERVED_9A_LSB 11
- #define TX_MSDU_EXTENSION_RESERVED_9A_MSB 15
- #define TX_MSDU_EXTENSION_RESERVED_9A_MASK 0x0000f800
-
- #define TX_MSDU_EXTENSION_BUF1_LEN_OFFSET 0x00000024
- #define TX_MSDU_EXTENSION_BUF1_LEN_LSB 16
- #define TX_MSDU_EXTENSION_BUF1_LEN_MSB 31
- #define TX_MSDU_EXTENSION_BUF1_LEN_MASK 0xffff0000
-
- #define TX_MSDU_EXTENSION_BUF2_PTR_31_0_OFFSET 0x00000028
- #define TX_MSDU_EXTENSION_BUF2_PTR_31_0_LSB 0
- #define TX_MSDU_EXTENSION_BUF2_PTR_31_0_MSB 31
- #define TX_MSDU_EXTENSION_BUF2_PTR_31_0_MASK 0xffffffff
-
- #define TX_MSDU_EXTENSION_BUF2_PTR_39_32_OFFSET 0x0000002c
- #define TX_MSDU_EXTENSION_BUF2_PTR_39_32_LSB 0
- #define TX_MSDU_EXTENSION_BUF2_PTR_39_32_MSB 7
- #define TX_MSDU_EXTENSION_BUF2_PTR_39_32_MASK 0x000000ff
-
- #define TX_MSDU_EXTENSION_DSCP_TID_TABLE_NUM_OFFSET 0x0000002c
- #define TX_MSDU_EXTENSION_DSCP_TID_TABLE_NUM_LSB 8
- #define TX_MSDU_EXTENSION_DSCP_TID_TABLE_NUM_MSB 13
- #define TX_MSDU_EXTENSION_DSCP_TID_TABLE_NUM_MASK 0x00003f00
-
- #define TX_MSDU_EXTENSION_RESERVED_11A_OFFSET 0x0000002c
- #define TX_MSDU_EXTENSION_RESERVED_11A_LSB 14
- #define TX_MSDU_EXTENSION_RESERVED_11A_MSB 15
- #define TX_MSDU_EXTENSION_RESERVED_11A_MASK 0x0000c000
-
- #define TX_MSDU_EXTENSION_BUF2_LEN_OFFSET 0x0000002c
- #define TX_MSDU_EXTENSION_BUF2_LEN_LSB 16
- #define TX_MSDU_EXTENSION_BUF2_LEN_MSB 31
- #define TX_MSDU_EXTENSION_BUF2_LEN_MASK 0xffff0000
-
- #define TX_MSDU_EXTENSION_BUF3_PTR_31_0_OFFSET 0x00000030
- #define TX_MSDU_EXTENSION_BUF3_PTR_31_0_LSB 0
- #define TX_MSDU_EXTENSION_BUF3_PTR_31_0_MSB 31
- #define TX_MSDU_EXTENSION_BUF3_PTR_31_0_MASK 0xffffffff
-
- #define TX_MSDU_EXTENSION_BUF3_PTR_39_32_OFFSET 0x00000034
- #define TX_MSDU_EXTENSION_BUF3_PTR_39_32_LSB 0
- #define TX_MSDU_EXTENSION_BUF3_PTR_39_32_MSB 7
- #define TX_MSDU_EXTENSION_BUF3_PTR_39_32_MASK 0x000000ff
-
- #define TX_MSDU_EXTENSION_RESERVED_13A_OFFSET 0x00000034
- #define TX_MSDU_EXTENSION_RESERVED_13A_LSB 8
- #define TX_MSDU_EXTENSION_RESERVED_13A_MSB 15
- #define TX_MSDU_EXTENSION_RESERVED_13A_MASK 0x0000ff00
-
- #define TX_MSDU_EXTENSION_BUF3_LEN_OFFSET 0x00000034
- #define TX_MSDU_EXTENSION_BUF3_LEN_LSB 16
- #define TX_MSDU_EXTENSION_BUF3_LEN_MSB 31
- #define TX_MSDU_EXTENSION_BUF3_LEN_MASK 0xffff0000
-
- #define TX_MSDU_EXTENSION_BUF4_PTR_31_0_OFFSET 0x00000038
- #define TX_MSDU_EXTENSION_BUF4_PTR_31_0_LSB 0
- #define TX_MSDU_EXTENSION_BUF4_PTR_31_0_MSB 31
- #define TX_MSDU_EXTENSION_BUF4_PTR_31_0_MASK 0xffffffff
-
- #define TX_MSDU_EXTENSION_BUF4_PTR_39_32_OFFSET 0x0000003c
- #define TX_MSDU_EXTENSION_BUF4_PTR_39_32_LSB 0
- #define TX_MSDU_EXTENSION_BUF4_PTR_39_32_MSB 7
- #define TX_MSDU_EXTENSION_BUF4_PTR_39_32_MASK 0x000000ff
-
- #define TX_MSDU_EXTENSION_RESERVED_15A_OFFSET 0x0000003c
- #define TX_MSDU_EXTENSION_RESERVED_15A_LSB 8
- #define TX_MSDU_EXTENSION_RESERVED_15A_MSB 15
- #define TX_MSDU_EXTENSION_RESERVED_15A_MASK 0x0000ff00
-
- #define TX_MSDU_EXTENSION_BUF4_LEN_OFFSET 0x0000003c
- #define TX_MSDU_EXTENSION_BUF4_LEN_LSB 16
- #define TX_MSDU_EXTENSION_BUF4_LEN_MSB 31
- #define TX_MSDU_EXTENSION_BUF4_LEN_MASK 0xffff0000
-
- #define TX_MSDU_EXTENSION_BUF5_PTR_31_0_OFFSET 0x00000040
- #define TX_MSDU_EXTENSION_BUF5_PTR_31_0_LSB 0
- #define TX_MSDU_EXTENSION_BUF5_PTR_31_0_MSB 31
- #define TX_MSDU_EXTENSION_BUF5_PTR_31_0_MASK 0xffffffff
-
- #define TX_MSDU_EXTENSION_BUF5_PTR_39_32_OFFSET 0x00000044
- #define TX_MSDU_EXTENSION_BUF5_PTR_39_32_LSB 0
- #define TX_MSDU_EXTENSION_BUF5_PTR_39_32_MSB 7
- #define TX_MSDU_EXTENSION_BUF5_PTR_39_32_MASK 0x000000ff
-
- #define TX_MSDU_EXTENSION_RESERVED_17A_OFFSET 0x00000044
- #define TX_MSDU_EXTENSION_RESERVED_17A_LSB 8
- #define TX_MSDU_EXTENSION_RESERVED_17A_MSB 15
- #define TX_MSDU_EXTENSION_RESERVED_17A_MASK 0x0000ff00
-
- #define TX_MSDU_EXTENSION_BUF5_LEN_OFFSET 0x00000044
- #define TX_MSDU_EXTENSION_BUF5_LEN_LSB 16
- #define TX_MSDU_EXTENSION_BUF5_LEN_MSB 31
- #define TX_MSDU_EXTENSION_BUF5_LEN_MASK 0xffff0000
- #endif
|