tx_msdu_extension.h 26 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525
  1. /*
  2. * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
  3. * SPDX-License-Identifier: ISC
  4. */
  5. #ifndef _TX_MSDU_EXTENSION_H_
  6. #define _TX_MSDU_EXTENSION_H_
  7. #if !defined(__ASSEMBLER__)
  8. #endif
  9. #define NUM_OF_DWORDS_TX_MSDU_EXTENSION 18
  10. struct tx_msdu_extension {
  11. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  12. uint32_t tso_enable : 1,
  13. reserved_0a : 6,
  14. tcp_flag : 9,
  15. tcp_flag_mask : 9,
  16. reserved_0b : 7;
  17. uint32_t l2_length : 16,
  18. ip_length : 16;
  19. uint32_t tcp_seq_number : 32;
  20. uint32_t ip_identification : 16,
  21. udp_length : 16;
  22. uint32_t checksum_offset : 14,
  23. partial_checksum_en : 1,
  24. reserved_4a : 1,
  25. payload_start_offset : 14,
  26. reserved_4b : 2;
  27. uint32_t payload_end_offset : 14,
  28. reserved_5a : 2,
  29. wds : 1,
  30. reserved_5b : 15;
  31. uint32_t buf0_ptr_31_0 : 32;
  32. uint32_t buf0_ptr_39_32 : 8,
  33. extn_override : 1,
  34. encap_type : 2,
  35. encrypt_type : 4,
  36. tqm_no_drop : 1,
  37. buf0_len : 16;
  38. uint32_t buf1_ptr_31_0 : 32;
  39. uint32_t buf1_ptr_39_32 : 8,
  40. epd : 1,
  41. mesh_enable : 2,
  42. reserved_9a : 5,
  43. buf1_len : 16;
  44. uint32_t buf2_ptr_31_0 : 32;
  45. uint32_t buf2_ptr_39_32 : 8,
  46. dscp_tid_table_num : 6,
  47. reserved_11a : 2,
  48. buf2_len : 16;
  49. uint32_t buf3_ptr_31_0 : 32;
  50. uint32_t buf3_ptr_39_32 : 8,
  51. reserved_13a : 8,
  52. buf3_len : 16;
  53. uint32_t buf4_ptr_31_0 : 32;
  54. uint32_t buf4_ptr_39_32 : 8,
  55. reserved_15a : 8,
  56. buf4_len : 16;
  57. uint32_t buf5_ptr_31_0 : 32;
  58. uint32_t buf5_ptr_39_32 : 8,
  59. reserved_17a : 8,
  60. buf5_len : 16;
  61. #else
  62. uint32_t reserved_0b : 7,
  63. tcp_flag_mask : 9,
  64. tcp_flag : 9,
  65. reserved_0a : 6,
  66. tso_enable : 1;
  67. uint32_t ip_length : 16,
  68. l2_length : 16;
  69. uint32_t tcp_seq_number : 32;
  70. uint32_t udp_length : 16,
  71. ip_identification : 16;
  72. uint32_t reserved_4b : 2,
  73. payload_start_offset : 14,
  74. reserved_4a : 1,
  75. partial_checksum_en : 1,
  76. checksum_offset : 14;
  77. uint32_t reserved_5b : 15,
  78. wds : 1,
  79. reserved_5a : 2,
  80. payload_end_offset : 14;
  81. uint32_t buf0_ptr_31_0 : 32;
  82. uint32_t buf0_len : 16,
  83. tqm_no_drop : 1,
  84. encrypt_type : 4,
  85. encap_type : 2,
  86. extn_override : 1,
  87. buf0_ptr_39_32 : 8;
  88. uint32_t buf1_ptr_31_0 : 32;
  89. uint32_t buf1_len : 16,
  90. reserved_9a : 5,
  91. mesh_enable : 2,
  92. epd : 1,
  93. buf1_ptr_39_32 : 8;
  94. uint32_t buf2_ptr_31_0 : 32;
  95. uint32_t buf2_len : 16,
  96. reserved_11a : 2,
  97. dscp_tid_table_num : 6,
  98. buf2_ptr_39_32 : 8;
  99. uint32_t buf3_ptr_31_0 : 32;
  100. uint32_t buf3_len : 16,
  101. reserved_13a : 8,
  102. buf3_ptr_39_32 : 8;
  103. uint32_t buf4_ptr_31_0 : 32;
  104. uint32_t buf4_len : 16,
  105. reserved_15a : 8,
  106. buf4_ptr_39_32 : 8;
  107. uint32_t buf5_ptr_31_0 : 32;
  108. uint32_t buf5_len : 16,
  109. reserved_17a : 8,
  110. buf5_ptr_39_32 : 8;
  111. #endif
  112. };
  113. #define TX_MSDU_EXTENSION_TSO_ENABLE_OFFSET 0x00000000
  114. #define TX_MSDU_EXTENSION_TSO_ENABLE_LSB 0
  115. #define TX_MSDU_EXTENSION_TSO_ENABLE_MSB 0
  116. #define TX_MSDU_EXTENSION_TSO_ENABLE_MASK 0x00000001
  117. #define TX_MSDU_EXTENSION_RESERVED_0A_OFFSET 0x00000000
  118. #define TX_MSDU_EXTENSION_RESERVED_0A_LSB 1
  119. #define TX_MSDU_EXTENSION_RESERVED_0A_MSB 6
  120. #define TX_MSDU_EXTENSION_RESERVED_0A_MASK 0x0000007e
  121. #define TX_MSDU_EXTENSION_TCP_FLAG_OFFSET 0x00000000
  122. #define TX_MSDU_EXTENSION_TCP_FLAG_LSB 7
  123. #define TX_MSDU_EXTENSION_TCP_FLAG_MSB 15
  124. #define TX_MSDU_EXTENSION_TCP_FLAG_MASK 0x0000ff80
  125. #define TX_MSDU_EXTENSION_TCP_FLAG_MASK_OFFSET 0x00000000
  126. #define TX_MSDU_EXTENSION_TCP_FLAG_MASK_LSB 16
  127. #define TX_MSDU_EXTENSION_TCP_FLAG_MASK_MSB 24
  128. #define TX_MSDU_EXTENSION_TCP_FLAG_MASK_MASK 0x01ff0000
  129. #define TX_MSDU_EXTENSION_RESERVED_0B_OFFSET 0x00000000
  130. #define TX_MSDU_EXTENSION_RESERVED_0B_LSB 25
  131. #define TX_MSDU_EXTENSION_RESERVED_0B_MSB 31
  132. #define TX_MSDU_EXTENSION_RESERVED_0B_MASK 0xfe000000
  133. #define TX_MSDU_EXTENSION_L2_LENGTH_OFFSET 0x00000004
  134. #define TX_MSDU_EXTENSION_L2_LENGTH_LSB 0
  135. #define TX_MSDU_EXTENSION_L2_LENGTH_MSB 15
  136. #define TX_MSDU_EXTENSION_L2_LENGTH_MASK 0x0000ffff
  137. #define TX_MSDU_EXTENSION_IP_LENGTH_OFFSET 0x00000004
  138. #define TX_MSDU_EXTENSION_IP_LENGTH_LSB 16
  139. #define TX_MSDU_EXTENSION_IP_LENGTH_MSB 31
  140. #define TX_MSDU_EXTENSION_IP_LENGTH_MASK 0xffff0000
  141. #define TX_MSDU_EXTENSION_TCP_SEQ_NUMBER_OFFSET 0x00000008
  142. #define TX_MSDU_EXTENSION_TCP_SEQ_NUMBER_LSB 0
  143. #define TX_MSDU_EXTENSION_TCP_SEQ_NUMBER_MSB 31
  144. #define TX_MSDU_EXTENSION_TCP_SEQ_NUMBER_MASK 0xffffffff
  145. #define TX_MSDU_EXTENSION_IP_IDENTIFICATION_OFFSET 0x0000000c
  146. #define TX_MSDU_EXTENSION_IP_IDENTIFICATION_LSB 0
  147. #define TX_MSDU_EXTENSION_IP_IDENTIFICATION_MSB 15
  148. #define TX_MSDU_EXTENSION_IP_IDENTIFICATION_MASK 0x0000ffff
  149. #define TX_MSDU_EXTENSION_UDP_LENGTH_OFFSET 0x0000000c
  150. #define TX_MSDU_EXTENSION_UDP_LENGTH_LSB 16
  151. #define TX_MSDU_EXTENSION_UDP_LENGTH_MSB 31
  152. #define TX_MSDU_EXTENSION_UDP_LENGTH_MASK 0xffff0000
  153. #define TX_MSDU_EXTENSION_CHECKSUM_OFFSET_OFFSET 0x00000010
  154. #define TX_MSDU_EXTENSION_CHECKSUM_OFFSET_LSB 0
  155. #define TX_MSDU_EXTENSION_CHECKSUM_OFFSET_MSB 13
  156. #define TX_MSDU_EXTENSION_CHECKSUM_OFFSET_MASK 0x00003fff
  157. #define TX_MSDU_EXTENSION_PARTIAL_CHECKSUM_EN_OFFSET 0x00000010
  158. #define TX_MSDU_EXTENSION_PARTIAL_CHECKSUM_EN_LSB 14
  159. #define TX_MSDU_EXTENSION_PARTIAL_CHECKSUM_EN_MSB 14
  160. #define TX_MSDU_EXTENSION_PARTIAL_CHECKSUM_EN_MASK 0x00004000
  161. #define TX_MSDU_EXTENSION_RESERVED_4A_OFFSET 0x00000010
  162. #define TX_MSDU_EXTENSION_RESERVED_4A_LSB 15
  163. #define TX_MSDU_EXTENSION_RESERVED_4A_MSB 15
  164. #define TX_MSDU_EXTENSION_RESERVED_4A_MASK 0x00008000
  165. #define TX_MSDU_EXTENSION_PAYLOAD_START_OFFSET_OFFSET 0x00000010
  166. #define TX_MSDU_EXTENSION_PAYLOAD_START_OFFSET_LSB 16
  167. #define TX_MSDU_EXTENSION_PAYLOAD_START_OFFSET_MSB 29
  168. #define TX_MSDU_EXTENSION_PAYLOAD_START_OFFSET_MASK 0x3fff0000
  169. #define TX_MSDU_EXTENSION_RESERVED_4B_OFFSET 0x00000010
  170. #define TX_MSDU_EXTENSION_RESERVED_4B_LSB 30
  171. #define TX_MSDU_EXTENSION_RESERVED_4B_MSB 31
  172. #define TX_MSDU_EXTENSION_RESERVED_4B_MASK 0xc0000000
  173. #define TX_MSDU_EXTENSION_PAYLOAD_END_OFFSET_OFFSET 0x00000014
  174. #define TX_MSDU_EXTENSION_PAYLOAD_END_OFFSET_LSB 0
  175. #define TX_MSDU_EXTENSION_PAYLOAD_END_OFFSET_MSB 13
  176. #define TX_MSDU_EXTENSION_PAYLOAD_END_OFFSET_MASK 0x00003fff
  177. #define TX_MSDU_EXTENSION_RESERVED_5A_OFFSET 0x00000014
  178. #define TX_MSDU_EXTENSION_RESERVED_5A_LSB 14
  179. #define TX_MSDU_EXTENSION_RESERVED_5A_MSB 15
  180. #define TX_MSDU_EXTENSION_RESERVED_5A_MASK 0x0000c000
  181. #define TX_MSDU_EXTENSION_WDS_OFFSET 0x00000014
  182. #define TX_MSDU_EXTENSION_WDS_LSB 16
  183. #define TX_MSDU_EXTENSION_WDS_MSB 16
  184. #define TX_MSDU_EXTENSION_WDS_MASK 0x00010000
  185. #define TX_MSDU_EXTENSION_RESERVED_5B_OFFSET 0x00000014
  186. #define TX_MSDU_EXTENSION_RESERVED_5B_LSB 17
  187. #define TX_MSDU_EXTENSION_RESERVED_5B_MSB 31
  188. #define TX_MSDU_EXTENSION_RESERVED_5B_MASK 0xfffe0000
  189. #define TX_MSDU_EXTENSION_BUF0_PTR_31_0_OFFSET 0x00000018
  190. #define TX_MSDU_EXTENSION_BUF0_PTR_31_0_LSB 0
  191. #define TX_MSDU_EXTENSION_BUF0_PTR_31_0_MSB 31
  192. #define TX_MSDU_EXTENSION_BUF0_PTR_31_0_MASK 0xffffffff
  193. #define TX_MSDU_EXTENSION_BUF0_PTR_39_32_OFFSET 0x0000001c
  194. #define TX_MSDU_EXTENSION_BUF0_PTR_39_32_LSB 0
  195. #define TX_MSDU_EXTENSION_BUF0_PTR_39_32_MSB 7
  196. #define TX_MSDU_EXTENSION_BUF0_PTR_39_32_MASK 0x000000ff
  197. #define TX_MSDU_EXTENSION_EXTN_OVERRIDE_OFFSET 0x0000001c
  198. #define TX_MSDU_EXTENSION_EXTN_OVERRIDE_LSB 8
  199. #define TX_MSDU_EXTENSION_EXTN_OVERRIDE_MSB 8
  200. #define TX_MSDU_EXTENSION_EXTN_OVERRIDE_MASK 0x00000100
  201. #define TX_MSDU_EXTENSION_ENCAP_TYPE_OFFSET 0x0000001c
  202. #define TX_MSDU_EXTENSION_ENCAP_TYPE_LSB 9
  203. #define TX_MSDU_EXTENSION_ENCAP_TYPE_MSB 10
  204. #define TX_MSDU_EXTENSION_ENCAP_TYPE_MASK 0x00000600
  205. #define TX_MSDU_EXTENSION_ENCRYPT_TYPE_OFFSET 0x0000001c
  206. #define TX_MSDU_EXTENSION_ENCRYPT_TYPE_LSB 11
  207. #define TX_MSDU_EXTENSION_ENCRYPT_TYPE_MSB 14
  208. #define TX_MSDU_EXTENSION_ENCRYPT_TYPE_MASK 0x00007800
  209. #define TX_MSDU_EXTENSION_TQM_NO_DROP_OFFSET 0x0000001c
  210. #define TX_MSDU_EXTENSION_TQM_NO_DROP_LSB 15
  211. #define TX_MSDU_EXTENSION_TQM_NO_DROP_MSB 15
  212. #define TX_MSDU_EXTENSION_TQM_NO_DROP_MASK 0x00008000
  213. #define TX_MSDU_EXTENSION_BUF0_LEN_OFFSET 0x0000001c
  214. #define TX_MSDU_EXTENSION_BUF0_LEN_LSB 16
  215. #define TX_MSDU_EXTENSION_BUF0_LEN_MSB 31
  216. #define TX_MSDU_EXTENSION_BUF0_LEN_MASK 0xffff0000
  217. #define TX_MSDU_EXTENSION_BUF1_PTR_31_0_OFFSET 0x00000020
  218. #define TX_MSDU_EXTENSION_BUF1_PTR_31_0_LSB 0
  219. #define TX_MSDU_EXTENSION_BUF1_PTR_31_0_MSB 31
  220. #define TX_MSDU_EXTENSION_BUF1_PTR_31_0_MASK 0xffffffff
  221. #define TX_MSDU_EXTENSION_BUF1_PTR_39_32_OFFSET 0x00000024
  222. #define TX_MSDU_EXTENSION_BUF1_PTR_39_32_LSB 0
  223. #define TX_MSDU_EXTENSION_BUF1_PTR_39_32_MSB 7
  224. #define TX_MSDU_EXTENSION_BUF1_PTR_39_32_MASK 0x000000ff
  225. #define TX_MSDU_EXTENSION_EPD_OFFSET 0x00000024
  226. #define TX_MSDU_EXTENSION_EPD_LSB 8
  227. #define TX_MSDU_EXTENSION_EPD_MSB 8
  228. #define TX_MSDU_EXTENSION_EPD_MASK 0x00000100
  229. #define TX_MSDU_EXTENSION_MESH_ENABLE_OFFSET 0x00000024
  230. #define TX_MSDU_EXTENSION_MESH_ENABLE_LSB 9
  231. #define TX_MSDU_EXTENSION_MESH_ENABLE_MSB 10
  232. #define TX_MSDU_EXTENSION_MESH_ENABLE_MASK 0x00000600
  233. #define TX_MSDU_EXTENSION_RESERVED_9A_OFFSET 0x00000024
  234. #define TX_MSDU_EXTENSION_RESERVED_9A_LSB 11
  235. #define TX_MSDU_EXTENSION_RESERVED_9A_MSB 15
  236. #define TX_MSDU_EXTENSION_RESERVED_9A_MASK 0x0000f800
  237. #define TX_MSDU_EXTENSION_BUF1_LEN_OFFSET 0x00000024
  238. #define TX_MSDU_EXTENSION_BUF1_LEN_LSB 16
  239. #define TX_MSDU_EXTENSION_BUF1_LEN_MSB 31
  240. #define TX_MSDU_EXTENSION_BUF1_LEN_MASK 0xffff0000
  241. #define TX_MSDU_EXTENSION_BUF2_PTR_31_0_OFFSET 0x00000028
  242. #define TX_MSDU_EXTENSION_BUF2_PTR_31_0_LSB 0
  243. #define TX_MSDU_EXTENSION_BUF2_PTR_31_0_MSB 31
  244. #define TX_MSDU_EXTENSION_BUF2_PTR_31_0_MASK 0xffffffff
  245. #define TX_MSDU_EXTENSION_BUF2_PTR_39_32_OFFSET 0x0000002c
  246. #define TX_MSDU_EXTENSION_BUF2_PTR_39_32_LSB 0
  247. #define TX_MSDU_EXTENSION_BUF2_PTR_39_32_MSB 7
  248. #define TX_MSDU_EXTENSION_BUF2_PTR_39_32_MASK 0x000000ff
  249. #define TX_MSDU_EXTENSION_DSCP_TID_TABLE_NUM_OFFSET 0x0000002c
  250. #define TX_MSDU_EXTENSION_DSCP_TID_TABLE_NUM_LSB 8
  251. #define TX_MSDU_EXTENSION_DSCP_TID_TABLE_NUM_MSB 13
  252. #define TX_MSDU_EXTENSION_DSCP_TID_TABLE_NUM_MASK 0x00003f00
  253. #define TX_MSDU_EXTENSION_RESERVED_11A_OFFSET 0x0000002c
  254. #define TX_MSDU_EXTENSION_RESERVED_11A_LSB 14
  255. #define TX_MSDU_EXTENSION_RESERVED_11A_MSB 15
  256. #define TX_MSDU_EXTENSION_RESERVED_11A_MASK 0x0000c000
  257. #define TX_MSDU_EXTENSION_BUF2_LEN_OFFSET 0x0000002c
  258. #define TX_MSDU_EXTENSION_BUF2_LEN_LSB 16
  259. #define TX_MSDU_EXTENSION_BUF2_LEN_MSB 31
  260. #define TX_MSDU_EXTENSION_BUF2_LEN_MASK 0xffff0000
  261. #define TX_MSDU_EXTENSION_BUF3_PTR_31_0_OFFSET 0x00000030
  262. #define TX_MSDU_EXTENSION_BUF3_PTR_31_0_LSB 0
  263. #define TX_MSDU_EXTENSION_BUF3_PTR_31_0_MSB 31
  264. #define TX_MSDU_EXTENSION_BUF3_PTR_31_0_MASK 0xffffffff
  265. #define TX_MSDU_EXTENSION_BUF3_PTR_39_32_OFFSET 0x00000034
  266. #define TX_MSDU_EXTENSION_BUF3_PTR_39_32_LSB 0
  267. #define TX_MSDU_EXTENSION_BUF3_PTR_39_32_MSB 7
  268. #define TX_MSDU_EXTENSION_BUF3_PTR_39_32_MASK 0x000000ff
  269. #define TX_MSDU_EXTENSION_RESERVED_13A_OFFSET 0x00000034
  270. #define TX_MSDU_EXTENSION_RESERVED_13A_LSB 8
  271. #define TX_MSDU_EXTENSION_RESERVED_13A_MSB 15
  272. #define TX_MSDU_EXTENSION_RESERVED_13A_MASK 0x0000ff00
  273. #define TX_MSDU_EXTENSION_BUF3_LEN_OFFSET 0x00000034
  274. #define TX_MSDU_EXTENSION_BUF3_LEN_LSB 16
  275. #define TX_MSDU_EXTENSION_BUF3_LEN_MSB 31
  276. #define TX_MSDU_EXTENSION_BUF3_LEN_MASK 0xffff0000
  277. #define TX_MSDU_EXTENSION_BUF4_PTR_31_0_OFFSET 0x00000038
  278. #define TX_MSDU_EXTENSION_BUF4_PTR_31_0_LSB 0
  279. #define TX_MSDU_EXTENSION_BUF4_PTR_31_0_MSB 31
  280. #define TX_MSDU_EXTENSION_BUF4_PTR_31_0_MASK 0xffffffff
  281. #define TX_MSDU_EXTENSION_BUF4_PTR_39_32_OFFSET 0x0000003c
  282. #define TX_MSDU_EXTENSION_BUF4_PTR_39_32_LSB 0
  283. #define TX_MSDU_EXTENSION_BUF4_PTR_39_32_MSB 7
  284. #define TX_MSDU_EXTENSION_BUF4_PTR_39_32_MASK 0x000000ff
  285. #define TX_MSDU_EXTENSION_RESERVED_15A_OFFSET 0x0000003c
  286. #define TX_MSDU_EXTENSION_RESERVED_15A_LSB 8
  287. #define TX_MSDU_EXTENSION_RESERVED_15A_MSB 15
  288. #define TX_MSDU_EXTENSION_RESERVED_15A_MASK 0x0000ff00
  289. #define TX_MSDU_EXTENSION_BUF4_LEN_OFFSET 0x0000003c
  290. #define TX_MSDU_EXTENSION_BUF4_LEN_LSB 16
  291. #define TX_MSDU_EXTENSION_BUF4_LEN_MSB 31
  292. #define TX_MSDU_EXTENSION_BUF4_LEN_MASK 0xffff0000
  293. #define TX_MSDU_EXTENSION_BUF5_PTR_31_0_OFFSET 0x00000040
  294. #define TX_MSDU_EXTENSION_BUF5_PTR_31_0_LSB 0
  295. #define TX_MSDU_EXTENSION_BUF5_PTR_31_0_MSB 31
  296. #define TX_MSDU_EXTENSION_BUF5_PTR_31_0_MASK 0xffffffff
  297. #define TX_MSDU_EXTENSION_BUF5_PTR_39_32_OFFSET 0x00000044
  298. #define TX_MSDU_EXTENSION_BUF5_PTR_39_32_LSB 0
  299. #define TX_MSDU_EXTENSION_BUF5_PTR_39_32_MSB 7
  300. #define TX_MSDU_EXTENSION_BUF5_PTR_39_32_MASK 0x000000ff
  301. #define TX_MSDU_EXTENSION_RESERVED_17A_OFFSET 0x00000044
  302. #define TX_MSDU_EXTENSION_RESERVED_17A_LSB 8
  303. #define TX_MSDU_EXTENSION_RESERVED_17A_MSB 15
  304. #define TX_MSDU_EXTENSION_RESERVED_17A_MASK 0x0000ff00
  305. #define TX_MSDU_EXTENSION_BUF5_LEN_OFFSET 0x00000044
  306. #define TX_MSDU_EXTENSION_BUF5_LEN_LSB 16
  307. #define TX_MSDU_EXTENSION_BUF5_LEN_MSB 31
  308. #define TX_MSDU_EXTENSION_BUF5_LEN_MASK 0xffff0000
  309. #endif