tx_fes_status_start.h 8.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177
  1. /*
  2. * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
  3. * SPDX-License-Identifier: ISC
  4. */
  5. #ifndef _TX_FES_STATUS_START_H_
  6. #define _TX_FES_STATUS_START_H_
  7. #if !defined(__ASSEMBLER__)
  8. #endif
  9. #define NUM_OF_DWORDS_TX_FES_STATUS_START 4
  10. #define NUM_OF_QWORDS_TX_FES_STATUS_START 2
  11. struct tx_fes_status_start {
  12. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  13. uint32_t schedule_id : 32;
  14. uint32_t reserved_1a : 8,
  15. transmit_start_reason : 3,
  16. disabled_user_bitmap_36_32 : 5,
  17. schedule_cmd_ring_id : 5,
  18. fes_control_mode : 2,
  19. schedule_try : 4,
  20. medium_prot_type : 3,
  21. reserved_1b : 2;
  22. uint32_t optimal_bw_try_count : 4,
  23. number_of_users : 7,
  24. coex_nack_count : 5,
  25. cca_ed0 : 16;
  26. uint32_t disabled_user_bitmap_31_0 : 32;
  27. #else
  28. uint32_t schedule_id : 32;
  29. uint32_t reserved_1b : 2,
  30. medium_prot_type : 3,
  31. schedule_try : 4,
  32. fes_control_mode : 2,
  33. schedule_cmd_ring_id : 5,
  34. disabled_user_bitmap_36_32 : 5,
  35. transmit_start_reason : 3,
  36. reserved_1a : 8;
  37. uint32_t cca_ed0 : 16,
  38. coex_nack_count : 5,
  39. number_of_users : 7,
  40. optimal_bw_try_count : 4;
  41. uint32_t disabled_user_bitmap_31_0 : 32;
  42. #endif
  43. };
  44. #define TX_FES_STATUS_START_SCHEDULE_ID_OFFSET 0x0000000000000000
  45. #define TX_FES_STATUS_START_SCHEDULE_ID_LSB 0
  46. #define TX_FES_STATUS_START_SCHEDULE_ID_MSB 31
  47. #define TX_FES_STATUS_START_SCHEDULE_ID_MASK 0x00000000ffffffff
  48. #define TX_FES_STATUS_START_RESERVED_1A_OFFSET 0x0000000000000000
  49. #define TX_FES_STATUS_START_RESERVED_1A_LSB 32
  50. #define TX_FES_STATUS_START_RESERVED_1A_MSB 39
  51. #define TX_FES_STATUS_START_RESERVED_1A_MASK 0x000000ff00000000
  52. #define TX_FES_STATUS_START_TRANSMIT_START_REASON_OFFSET 0x0000000000000000
  53. #define TX_FES_STATUS_START_TRANSMIT_START_REASON_LSB 40
  54. #define TX_FES_STATUS_START_TRANSMIT_START_REASON_MSB 42
  55. #define TX_FES_STATUS_START_TRANSMIT_START_REASON_MASK 0x0000070000000000
  56. #define TX_FES_STATUS_START_DISABLED_USER_BITMAP_36_32_OFFSET 0x0000000000000000
  57. #define TX_FES_STATUS_START_DISABLED_USER_BITMAP_36_32_LSB 43
  58. #define TX_FES_STATUS_START_DISABLED_USER_BITMAP_36_32_MSB 47
  59. #define TX_FES_STATUS_START_DISABLED_USER_BITMAP_36_32_MASK 0x0000f80000000000
  60. #define TX_FES_STATUS_START_SCHEDULE_CMD_RING_ID_OFFSET 0x0000000000000000
  61. #define TX_FES_STATUS_START_SCHEDULE_CMD_RING_ID_LSB 48
  62. #define TX_FES_STATUS_START_SCHEDULE_CMD_RING_ID_MSB 52
  63. #define TX_FES_STATUS_START_SCHEDULE_CMD_RING_ID_MASK 0x001f000000000000
  64. #define TX_FES_STATUS_START_FES_CONTROL_MODE_OFFSET 0x0000000000000000
  65. #define TX_FES_STATUS_START_FES_CONTROL_MODE_LSB 53
  66. #define TX_FES_STATUS_START_FES_CONTROL_MODE_MSB 54
  67. #define TX_FES_STATUS_START_FES_CONTROL_MODE_MASK 0x0060000000000000
  68. #define TX_FES_STATUS_START_SCHEDULE_TRY_OFFSET 0x0000000000000000
  69. #define TX_FES_STATUS_START_SCHEDULE_TRY_LSB 55
  70. #define TX_FES_STATUS_START_SCHEDULE_TRY_MSB 58
  71. #define TX_FES_STATUS_START_SCHEDULE_TRY_MASK 0x0780000000000000
  72. #define TX_FES_STATUS_START_MEDIUM_PROT_TYPE_OFFSET 0x0000000000000000
  73. #define TX_FES_STATUS_START_MEDIUM_PROT_TYPE_LSB 59
  74. #define TX_FES_STATUS_START_MEDIUM_PROT_TYPE_MSB 61
  75. #define TX_FES_STATUS_START_MEDIUM_PROT_TYPE_MASK 0x3800000000000000
  76. #define TX_FES_STATUS_START_RESERVED_1B_OFFSET 0x0000000000000000
  77. #define TX_FES_STATUS_START_RESERVED_1B_LSB 62
  78. #define TX_FES_STATUS_START_RESERVED_1B_MSB 63
  79. #define TX_FES_STATUS_START_RESERVED_1B_MASK 0xc000000000000000
  80. #define TX_FES_STATUS_START_OPTIMAL_BW_TRY_COUNT_OFFSET 0x0000000000000008
  81. #define TX_FES_STATUS_START_OPTIMAL_BW_TRY_COUNT_LSB 0
  82. #define TX_FES_STATUS_START_OPTIMAL_BW_TRY_COUNT_MSB 3
  83. #define TX_FES_STATUS_START_OPTIMAL_BW_TRY_COUNT_MASK 0x000000000000000f
  84. #define TX_FES_STATUS_START_NUMBER_OF_USERS_OFFSET 0x0000000000000008
  85. #define TX_FES_STATUS_START_NUMBER_OF_USERS_LSB 4
  86. #define TX_FES_STATUS_START_NUMBER_OF_USERS_MSB 10
  87. #define TX_FES_STATUS_START_NUMBER_OF_USERS_MASK 0x00000000000007f0
  88. #define TX_FES_STATUS_START_COEX_NACK_COUNT_OFFSET 0x0000000000000008
  89. #define TX_FES_STATUS_START_COEX_NACK_COUNT_LSB 11
  90. #define TX_FES_STATUS_START_COEX_NACK_COUNT_MSB 15
  91. #define TX_FES_STATUS_START_COEX_NACK_COUNT_MASK 0x000000000000f800
  92. #define TX_FES_STATUS_START_CCA_ED0_OFFSET 0x0000000000000008
  93. #define TX_FES_STATUS_START_CCA_ED0_LSB 16
  94. #define TX_FES_STATUS_START_CCA_ED0_MSB 31
  95. #define TX_FES_STATUS_START_CCA_ED0_MASK 0x00000000ffff0000
  96. #define TX_FES_STATUS_START_DISABLED_USER_BITMAP_31_0_OFFSET 0x0000000000000008
  97. #define TX_FES_STATUS_START_DISABLED_USER_BITMAP_31_0_LSB 32
  98. #define TX_FES_STATUS_START_DISABLED_USER_BITMAP_31_0_MSB 63
  99. #define TX_FES_STATUS_START_DISABLED_USER_BITMAP_31_0_MASK 0xffffffff00000000
  100. #endif