rx_msdu_start.h 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437
  1. /*
  2. * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
  3. * SPDX-License-Identifier: ISC
  4. */
  5. #ifndef _RX_MSDU_START_H_
  6. #define _RX_MSDU_START_H_
  7. #if !defined(__ASSEMBLER__)
  8. #endif
  9. #define NUM_OF_DWORDS_RX_MSDU_START 10
  10. #define NUM_OF_QWORDS_RX_MSDU_START 5
  11. struct rx_msdu_start {
  12. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  13. uint32_t rxpcu_mpdu_filter_in_category : 2,
  14. sw_frame_group_id : 7,
  15. reserved_0 : 7,
  16. phy_ppdu_id : 16;
  17. uint32_t msdu_length : 14,
  18. stbc : 1,
  19. ipsec_esp : 1,
  20. l3_offset : 7,
  21. ipsec_ah : 1,
  22. l4_offset : 8;
  23. uint32_t msdu_number : 8,
  24. decap_format : 2,
  25. ipv4_proto : 1,
  26. ipv6_proto : 1,
  27. tcp_proto : 1,
  28. udp_proto : 1,
  29. ip_frag : 1,
  30. tcp_only_ack : 1,
  31. da_is_bcast_mcast : 1,
  32. toeplitz_hash_sel : 2,
  33. ip_fixed_header_valid : 1,
  34. ip_extn_header_valid : 1,
  35. tcp_udp_header_valid : 1,
  36. mesh_control_present : 1,
  37. ldpc : 1,
  38. ip4_protocol_ip6_next_header : 8;
  39. uint32_t toeplitz_hash_2_or_4 : 32;
  40. uint32_t flow_id_toeplitz : 32;
  41. uint32_t user_rssi : 8,
  42. pkt_type : 4,
  43. sgi : 2,
  44. rate_mcs : 4,
  45. receive_bandwidth : 3,
  46. reception_type : 3,
  47. mimo_ss_bitmap : 8;
  48. uint32_t ppdu_start_timestamp_31_0 : 32;
  49. uint32_t ppdu_start_timestamp_63_32 : 32;
  50. uint32_t sw_phy_meta_data : 32;
  51. uint32_t vlan_ctag_ci : 16,
  52. vlan_stag_ci : 16;
  53. #else
  54. uint32_t phy_ppdu_id : 16,
  55. reserved_0 : 7,
  56. sw_frame_group_id : 7,
  57. rxpcu_mpdu_filter_in_category : 2;
  58. uint32_t l4_offset : 8,
  59. ipsec_ah : 1,
  60. l3_offset : 7,
  61. ipsec_esp : 1,
  62. stbc : 1,
  63. msdu_length : 14;
  64. uint32_t ip4_protocol_ip6_next_header : 8,
  65. ldpc : 1,
  66. mesh_control_present : 1,
  67. tcp_udp_header_valid : 1,
  68. ip_extn_header_valid : 1,
  69. ip_fixed_header_valid : 1,
  70. toeplitz_hash_sel : 2,
  71. da_is_bcast_mcast : 1,
  72. tcp_only_ack : 1,
  73. ip_frag : 1,
  74. udp_proto : 1,
  75. tcp_proto : 1,
  76. ipv6_proto : 1,
  77. ipv4_proto : 1,
  78. decap_format : 2,
  79. msdu_number : 8;
  80. uint32_t toeplitz_hash_2_or_4 : 32;
  81. uint32_t flow_id_toeplitz : 32;
  82. uint32_t mimo_ss_bitmap : 8,
  83. reception_type : 3,
  84. receive_bandwidth : 3,
  85. rate_mcs : 4,
  86. sgi : 2,
  87. pkt_type : 4,
  88. user_rssi : 8;
  89. uint32_t ppdu_start_timestamp_31_0 : 32;
  90. uint32_t ppdu_start_timestamp_63_32 : 32;
  91. uint32_t sw_phy_meta_data : 32;
  92. uint32_t vlan_stag_ci : 16,
  93. vlan_ctag_ci : 16;
  94. #endif
  95. };
  96. #define RX_MSDU_START_RXPCU_MPDU_FILTER_IN_CATEGORY_OFFSET 0x0000000000000000
  97. #define RX_MSDU_START_RXPCU_MPDU_FILTER_IN_CATEGORY_LSB 0
  98. #define RX_MSDU_START_RXPCU_MPDU_FILTER_IN_CATEGORY_MSB 1
  99. #define RX_MSDU_START_RXPCU_MPDU_FILTER_IN_CATEGORY_MASK 0x0000000000000003
  100. #define RX_MSDU_START_SW_FRAME_GROUP_ID_OFFSET 0x0000000000000000
  101. #define RX_MSDU_START_SW_FRAME_GROUP_ID_LSB 2
  102. #define RX_MSDU_START_SW_FRAME_GROUP_ID_MSB 8
  103. #define RX_MSDU_START_SW_FRAME_GROUP_ID_MASK 0x00000000000001fc
  104. #define RX_MSDU_START_RESERVED_0_OFFSET 0x0000000000000000
  105. #define RX_MSDU_START_RESERVED_0_LSB 9
  106. #define RX_MSDU_START_RESERVED_0_MSB 15
  107. #define RX_MSDU_START_RESERVED_0_MASK 0x000000000000fe00
  108. #define RX_MSDU_START_PHY_PPDU_ID_OFFSET 0x0000000000000000
  109. #define RX_MSDU_START_PHY_PPDU_ID_LSB 16
  110. #define RX_MSDU_START_PHY_PPDU_ID_MSB 31
  111. #define RX_MSDU_START_PHY_PPDU_ID_MASK 0x00000000ffff0000
  112. #define RX_MSDU_START_MSDU_LENGTH_OFFSET 0x0000000000000000
  113. #define RX_MSDU_START_MSDU_LENGTH_LSB 32
  114. #define RX_MSDU_START_MSDU_LENGTH_MSB 45
  115. #define RX_MSDU_START_MSDU_LENGTH_MASK 0x00003fff00000000
  116. #define RX_MSDU_START_STBC_OFFSET 0x0000000000000000
  117. #define RX_MSDU_START_STBC_LSB 46
  118. #define RX_MSDU_START_STBC_MSB 46
  119. #define RX_MSDU_START_STBC_MASK 0x0000400000000000
  120. #define RX_MSDU_START_IPSEC_ESP_OFFSET 0x0000000000000000
  121. #define RX_MSDU_START_IPSEC_ESP_LSB 47
  122. #define RX_MSDU_START_IPSEC_ESP_MSB 47
  123. #define RX_MSDU_START_IPSEC_ESP_MASK 0x0000800000000000
  124. #define RX_MSDU_START_L3_OFFSET_OFFSET 0x0000000000000000
  125. #define RX_MSDU_START_L3_OFFSET_LSB 48
  126. #define RX_MSDU_START_L3_OFFSET_MSB 54
  127. #define RX_MSDU_START_L3_OFFSET_MASK 0x007f000000000000
  128. #define RX_MSDU_START_IPSEC_AH_OFFSET 0x0000000000000000
  129. #define RX_MSDU_START_IPSEC_AH_LSB 55
  130. #define RX_MSDU_START_IPSEC_AH_MSB 55
  131. #define RX_MSDU_START_IPSEC_AH_MASK 0x0080000000000000
  132. #define RX_MSDU_START_L4_OFFSET_OFFSET 0x0000000000000000
  133. #define RX_MSDU_START_L4_OFFSET_LSB 56
  134. #define RX_MSDU_START_L4_OFFSET_MSB 63
  135. #define RX_MSDU_START_L4_OFFSET_MASK 0xff00000000000000
  136. #define RX_MSDU_START_MSDU_NUMBER_OFFSET 0x0000000000000008
  137. #define RX_MSDU_START_MSDU_NUMBER_LSB 0
  138. #define RX_MSDU_START_MSDU_NUMBER_MSB 7
  139. #define RX_MSDU_START_MSDU_NUMBER_MASK 0x00000000000000ff
  140. #define RX_MSDU_START_DECAP_FORMAT_OFFSET 0x0000000000000008
  141. #define RX_MSDU_START_DECAP_FORMAT_LSB 8
  142. #define RX_MSDU_START_DECAP_FORMAT_MSB 9
  143. #define RX_MSDU_START_DECAP_FORMAT_MASK 0x0000000000000300
  144. #define RX_MSDU_START_IPV4_PROTO_OFFSET 0x0000000000000008
  145. #define RX_MSDU_START_IPV4_PROTO_LSB 10
  146. #define RX_MSDU_START_IPV4_PROTO_MSB 10
  147. #define RX_MSDU_START_IPV4_PROTO_MASK 0x0000000000000400
  148. #define RX_MSDU_START_IPV6_PROTO_OFFSET 0x0000000000000008
  149. #define RX_MSDU_START_IPV6_PROTO_LSB 11
  150. #define RX_MSDU_START_IPV6_PROTO_MSB 11
  151. #define RX_MSDU_START_IPV6_PROTO_MASK 0x0000000000000800
  152. #define RX_MSDU_START_TCP_PROTO_OFFSET 0x0000000000000008
  153. #define RX_MSDU_START_TCP_PROTO_LSB 12
  154. #define RX_MSDU_START_TCP_PROTO_MSB 12
  155. #define RX_MSDU_START_TCP_PROTO_MASK 0x0000000000001000
  156. #define RX_MSDU_START_UDP_PROTO_OFFSET 0x0000000000000008
  157. #define RX_MSDU_START_UDP_PROTO_LSB 13
  158. #define RX_MSDU_START_UDP_PROTO_MSB 13
  159. #define RX_MSDU_START_UDP_PROTO_MASK 0x0000000000002000
  160. #define RX_MSDU_START_IP_FRAG_OFFSET 0x0000000000000008
  161. #define RX_MSDU_START_IP_FRAG_LSB 14
  162. #define RX_MSDU_START_IP_FRAG_MSB 14
  163. #define RX_MSDU_START_IP_FRAG_MASK 0x0000000000004000
  164. #define RX_MSDU_START_TCP_ONLY_ACK_OFFSET 0x0000000000000008
  165. #define RX_MSDU_START_TCP_ONLY_ACK_LSB 15
  166. #define RX_MSDU_START_TCP_ONLY_ACK_MSB 15
  167. #define RX_MSDU_START_TCP_ONLY_ACK_MASK 0x0000000000008000
  168. #define RX_MSDU_START_DA_IS_BCAST_MCAST_OFFSET 0x0000000000000008
  169. #define RX_MSDU_START_DA_IS_BCAST_MCAST_LSB 16
  170. #define RX_MSDU_START_DA_IS_BCAST_MCAST_MSB 16
  171. #define RX_MSDU_START_DA_IS_BCAST_MCAST_MASK 0x0000000000010000
  172. #define RX_MSDU_START_TOEPLITZ_HASH_SEL_OFFSET 0x0000000000000008
  173. #define RX_MSDU_START_TOEPLITZ_HASH_SEL_LSB 17
  174. #define RX_MSDU_START_TOEPLITZ_HASH_SEL_MSB 18
  175. #define RX_MSDU_START_TOEPLITZ_HASH_SEL_MASK 0x0000000000060000
  176. #define RX_MSDU_START_IP_FIXED_HEADER_VALID_OFFSET 0x0000000000000008
  177. #define RX_MSDU_START_IP_FIXED_HEADER_VALID_LSB 19
  178. #define RX_MSDU_START_IP_FIXED_HEADER_VALID_MSB 19
  179. #define RX_MSDU_START_IP_FIXED_HEADER_VALID_MASK 0x0000000000080000
  180. #define RX_MSDU_START_IP_EXTN_HEADER_VALID_OFFSET 0x0000000000000008
  181. #define RX_MSDU_START_IP_EXTN_HEADER_VALID_LSB 20
  182. #define RX_MSDU_START_IP_EXTN_HEADER_VALID_MSB 20
  183. #define RX_MSDU_START_IP_EXTN_HEADER_VALID_MASK 0x0000000000100000
  184. #define RX_MSDU_START_TCP_UDP_HEADER_VALID_OFFSET 0x0000000000000008
  185. #define RX_MSDU_START_TCP_UDP_HEADER_VALID_LSB 21
  186. #define RX_MSDU_START_TCP_UDP_HEADER_VALID_MSB 21
  187. #define RX_MSDU_START_TCP_UDP_HEADER_VALID_MASK 0x0000000000200000
  188. #define RX_MSDU_START_MESH_CONTROL_PRESENT_OFFSET 0x0000000000000008
  189. #define RX_MSDU_START_MESH_CONTROL_PRESENT_LSB 22
  190. #define RX_MSDU_START_MESH_CONTROL_PRESENT_MSB 22
  191. #define RX_MSDU_START_MESH_CONTROL_PRESENT_MASK 0x0000000000400000
  192. #define RX_MSDU_START_LDPC_OFFSET 0x0000000000000008
  193. #define RX_MSDU_START_LDPC_LSB 23
  194. #define RX_MSDU_START_LDPC_MSB 23
  195. #define RX_MSDU_START_LDPC_MASK 0x0000000000800000
  196. #define RX_MSDU_START_IP4_PROTOCOL_IP6_NEXT_HEADER_OFFSET 0x0000000000000008
  197. #define RX_MSDU_START_IP4_PROTOCOL_IP6_NEXT_HEADER_LSB 24
  198. #define RX_MSDU_START_IP4_PROTOCOL_IP6_NEXT_HEADER_MSB 31
  199. #define RX_MSDU_START_IP4_PROTOCOL_IP6_NEXT_HEADER_MASK 0x00000000ff000000
  200. #define RX_MSDU_START_TOEPLITZ_HASH_2_OR_4_OFFSET 0x0000000000000008
  201. #define RX_MSDU_START_TOEPLITZ_HASH_2_OR_4_LSB 32
  202. #define RX_MSDU_START_TOEPLITZ_HASH_2_OR_4_MSB 63
  203. #define RX_MSDU_START_TOEPLITZ_HASH_2_OR_4_MASK 0xffffffff00000000
  204. #define RX_MSDU_START_FLOW_ID_TOEPLITZ_OFFSET 0x0000000000000010
  205. #define RX_MSDU_START_FLOW_ID_TOEPLITZ_LSB 0
  206. #define RX_MSDU_START_FLOW_ID_TOEPLITZ_MSB 31
  207. #define RX_MSDU_START_FLOW_ID_TOEPLITZ_MASK 0x00000000ffffffff
  208. #define RX_MSDU_START_USER_RSSI_OFFSET 0x0000000000000010
  209. #define RX_MSDU_START_USER_RSSI_LSB 32
  210. #define RX_MSDU_START_USER_RSSI_MSB 39
  211. #define RX_MSDU_START_USER_RSSI_MASK 0x000000ff00000000
  212. #define RX_MSDU_START_PKT_TYPE_OFFSET 0x0000000000000010
  213. #define RX_MSDU_START_PKT_TYPE_LSB 40
  214. #define RX_MSDU_START_PKT_TYPE_MSB 43
  215. #define RX_MSDU_START_PKT_TYPE_MASK 0x00000f0000000000
  216. #define RX_MSDU_START_SGI_OFFSET 0x0000000000000010
  217. #define RX_MSDU_START_SGI_LSB 44
  218. #define RX_MSDU_START_SGI_MSB 45
  219. #define RX_MSDU_START_SGI_MASK 0x0000300000000000
  220. #define RX_MSDU_START_RATE_MCS_OFFSET 0x0000000000000010
  221. #define RX_MSDU_START_RATE_MCS_LSB 46
  222. #define RX_MSDU_START_RATE_MCS_MSB 49
  223. #define RX_MSDU_START_RATE_MCS_MASK 0x0003c00000000000
  224. #define RX_MSDU_START_RECEIVE_BANDWIDTH_OFFSET 0x0000000000000010
  225. #define RX_MSDU_START_RECEIVE_BANDWIDTH_LSB 50
  226. #define RX_MSDU_START_RECEIVE_BANDWIDTH_MSB 52
  227. #define RX_MSDU_START_RECEIVE_BANDWIDTH_MASK 0x001c000000000000
  228. #define RX_MSDU_START_RECEPTION_TYPE_OFFSET 0x0000000000000010
  229. #define RX_MSDU_START_RECEPTION_TYPE_LSB 53
  230. #define RX_MSDU_START_RECEPTION_TYPE_MSB 55
  231. #define RX_MSDU_START_RECEPTION_TYPE_MASK 0x00e0000000000000
  232. #define RX_MSDU_START_MIMO_SS_BITMAP_OFFSET 0x0000000000000010
  233. #define RX_MSDU_START_MIMO_SS_BITMAP_LSB 56
  234. #define RX_MSDU_START_MIMO_SS_BITMAP_MSB 63
  235. #define RX_MSDU_START_MIMO_SS_BITMAP_MASK 0xff00000000000000
  236. #define RX_MSDU_START_PPDU_START_TIMESTAMP_31_0_OFFSET 0x0000000000000018
  237. #define RX_MSDU_START_PPDU_START_TIMESTAMP_31_0_LSB 0
  238. #define RX_MSDU_START_PPDU_START_TIMESTAMP_31_0_MSB 31
  239. #define RX_MSDU_START_PPDU_START_TIMESTAMP_31_0_MASK 0x00000000ffffffff
  240. #define RX_MSDU_START_PPDU_START_TIMESTAMP_63_32_OFFSET 0x0000000000000018
  241. #define RX_MSDU_START_PPDU_START_TIMESTAMP_63_32_LSB 32
  242. #define RX_MSDU_START_PPDU_START_TIMESTAMP_63_32_MSB 63
  243. #define RX_MSDU_START_PPDU_START_TIMESTAMP_63_32_MASK 0xffffffff00000000
  244. #define RX_MSDU_START_SW_PHY_META_DATA_OFFSET 0x0000000000000020
  245. #define RX_MSDU_START_SW_PHY_META_DATA_LSB 0
  246. #define RX_MSDU_START_SW_PHY_META_DATA_MSB 31
  247. #define RX_MSDU_START_SW_PHY_META_DATA_MASK 0x00000000ffffffff
  248. #define RX_MSDU_START_VLAN_CTAG_CI_OFFSET 0x0000000000000020
  249. #define RX_MSDU_START_VLAN_CTAG_CI_LSB 32
  250. #define RX_MSDU_START_VLAN_CTAG_CI_MSB 47
  251. #define RX_MSDU_START_VLAN_CTAG_CI_MASK 0x0000ffff00000000
  252. #define RX_MSDU_START_VLAN_STAG_CI_OFFSET 0x0000000000000020
  253. #define RX_MSDU_START_VLAN_STAG_CI_LSB 48
  254. #define RX_MSDU_START_VLAN_STAG_CI_MSB 63
  255. #define RX_MSDU_START_VLAN_STAG_CI_MASK 0xffff000000000000
  256. #endif