1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495 |
- /*
- * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
- * SPDX-License-Identifier: ISC
- */
-
-
-
-
-
-
-
-
-
- #ifndef _RX_MSDU_EXT_DESC_INFO_H_
- #define _RX_MSDU_EXT_DESC_INFO_H_
- #if !defined(__ASSEMBLER__)
- #endif
- #define NUM_OF_DWORDS_RX_MSDU_EXT_DESC_INFO 1
- struct rx_msdu_ext_desc_info {
- #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
- uint32_t reo_destination_indication : 5,
- service_code : 9,
- priority_valid : 1,
- data_offset : 12,
- src_link_id : 3,
- reserved_0a : 2;
- #else
- uint32_t reserved_0a : 2,
- src_link_id : 3,
- data_offset : 12,
- priority_valid : 1,
- service_code : 9,
- reo_destination_indication : 5;
- #endif
- };
-
- #define RX_MSDU_EXT_DESC_INFO_REO_DESTINATION_INDICATION_OFFSET 0x00000000
- #define RX_MSDU_EXT_DESC_INFO_REO_DESTINATION_INDICATION_LSB 0
- #define RX_MSDU_EXT_DESC_INFO_REO_DESTINATION_INDICATION_MSB 4
- #define RX_MSDU_EXT_DESC_INFO_REO_DESTINATION_INDICATION_MASK 0x0000001f
-
- #define RX_MSDU_EXT_DESC_INFO_SERVICE_CODE_OFFSET 0x00000000
- #define RX_MSDU_EXT_DESC_INFO_SERVICE_CODE_LSB 5
- #define RX_MSDU_EXT_DESC_INFO_SERVICE_CODE_MSB 13
- #define RX_MSDU_EXT_DESC_INFO_SERVICE_CODE_MASK 0x00003fe0
-
- #define RX_MSDU_EXT_DESC_INFO_PRIORITY_VALID_OFFSET 0x00000000
- #define RX_MSDU_EXT_DESC_INFO_PRIORITY_VALID_LSB 14
- #define RX_MSDU_EXT_DESC_INFO_PRIORITY_VALID_MSB 14
- #define RX_MSDU_EXT_DESC_INFO_PRIORITY_VALID_MASK 0x00004000
-
- #define RX_MSDU_EXT_DESC_INFO_DATA_OFFSET_OFFSET 0x00000000
- #define RX_MSDU_EXT_DESC_INFO_DATA_OFFSET_LSB 15
- #define RX_MSDU_EXT_DESC_INFO_DATA_OFFSET_MSB 26
- #define RX_MSDU_EXT_DESC_INFO_DATA_OFFSET_MASK 0x07ff8000
-
- #define RX_MSDU_EXT_DESC_INFO_SRC_LINK_ID_OFFSET 0x00000000
- #define RX_MSDU_EXT_DESC_INFO_SRC_LINK_ID_LSB 27
- #define RX_MSDU_EXT_DESC_INFO_SRC_LINK_ID_MSB 29
- #define RX_MSDU_EXT_DESC_INFO_SRC_LINK_ID_MASK 0x38000000
-
- #define RX_MSDU_EXT_DESC_INFO_RESERVED_0A_OFFSET 0x00000000
- #define RX_MSDU_EXT_DESC_INFO_RESERVED_0A_LSB 30
- #define RX_MSDU_EXT_DESC_INFO_RESERVED_0A_MSB 31
- #define RX_MSDU_EXT_DESC_INFO_RESERVED_0A_MASK 0xc0000000
- #endif
|