he_sig_b2_mu_info.h 6.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145
  1. /*
  2. * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
  3. * SPDX-License-Identifier: ISC
  4. */
  5. #ifndef _HE_SIG_B2_MU_INFO_H_
  6. #define _HE_SIG_B2_MU_INFO_H_
  7. #if !defined(__ASSEMBLER__)
  8. #endif
  9. #define NUM_OF_DWORDS_HE_SIG_B2_MU_INFO 2
  10. struct he_sig_b2_mu_info {
  11. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  12. uint32_t sta_id : 11,
  13. sta_spatial_config : 4,
  14. sta_mcs : 4,
  15. reserved_set_to_1 : 1,
  16. sta_coding : 1,
  17. reserved_0a : 7,
  18. nsts : 3,
  19. rx_integrity_check_passed : 1;
  20. uint32_t user_order : 8,
  21. cc_mask : 8,
  22. reserved_1a : 16;
  23. #else
  24. uint32_t rx_integrity_check_passed : 1,
  25. nsts : 3,
  26. reserved_0a : 7,
  27. sta_coding : 1,
  28. reserved_set_to_1 : 1,
  29. sta_mcs : 4,
  30. sta_spatial_config : 4,
  31. sta_id : 11;
  32. uint32_t reserved_1a : 16,
  33. cc_mask : 8,
  34. user_order : 8;
  35. #endif
  36. };
  37. #define HE_SIG_B2_MU_INFO_STA_ID_OFFSET 0x00000000
  38. #define HE_SIG_B2_MU_INFO_STA_ID_LSB 0
  39. #define HE_SIG_B2_MU_INFO_STA_ID_MSB 10
  40. #define HE_SIG_B2_MU_INFO_STA_ID_MASK 0x000007ff
  41. #define HE_SIG_B2_MU_INFO_STA_SPATIAL_CONFIG_OFFSET 0x00000000
  42. #define HE_SIG_B2_MU_INFO_STA_SPATIAL_CONFIG_LSB 11
  43. #define HE_SIG_B2_MU_INFO_STA_SPATIAL_CONFIG_MSB 14
  44. #define HE_SIG_B2_MU_INFO_STA_SPATIAL_CONFIG_MASK 0x00007800
  45. #define HE_SIG_B2_MU_INFO_STA_MCS_OFFSET 0x00000000
  46. #define HE_SIG_B2_MU_INFO_STA_MCS_LSB 15
  47. #define HE_SIG_B2_MU_INFO_STA_MCS_MSB 18
  48. #define HE_SIG_B2_MU_INFO_STA_MCS_MASK 0x00078000
  49. #define HE_SIG_B2_MU_INFO_RESERVED_SET_TO_1_OFFSET 0x00000000
  50. #define HE_SIG_B2_MU_INFO_RESERVED_SET_TO_1_LSB 19
  51. #define HE_SIG_B2_MU_INFO_RESERVED_SET_TO_1_MSB 19
  52. #define HE_SIG_B2_MU_INFO_RESERVED_SET_TO_1_MASK 0x00080000
  53. #define HE_SIG_B2_MU_INFO_STA_CODING_OFFSET 0x00000000
  54. #define HE_SIG_B2_MU_INFO_STA_CODING_LSB 20
  55. #define HE_SIG_B2_MU_INFO_STA_CODING_MSB 20
  56. #define HE_SIG_B2_MU_INFO_STA_CODING_MASK 0x00100000
  57. #define HE_SIG_B2_MU_INFO_RESERVED_0A_OFFSET 0x00000000
  58. #define HE_SIG_B2_MU_INFO_RESERVED_0A_LSB 21
  59. #define HE_SIG_B2_MU_INFO_RESERVED_0A_MSB 27
  60. #define HE_SIG_B2_MU_INFO_RESERVED_0A_MASK 0x0fe00000
  61. #define HE_SIG_B2_MU_INFO_NSTS_OFFSET 0x00000000
  62. #define HE_SIG_B2_MU_INFO_NSTS_LSB 28
  63. #define HE_SIG_B2_MU_INFO_NSTS_MSB 30
  64. #define HE_SIG_B2_MU_INFO_NSTS_MASK 0x70000000
  65. #define HE_SIG_B2_MU_INFO_RX_INTEGRITY_CHECK_PASSED_OFFSET 0x00000000
  66. #define HE_SIG_B2_MU_INFO_RX_INTEGRITY_CHECK_PASSED_LSB 31
  67. #define HE_SIG_B2_MU_INFO_RX_INTEGRITY_CHECK_PASSED_MSB 31
  68. #define HE_SIG_B2_MU_INFO_RX_INTEGRITY_CHECK_PASSED_MASK 0x80000000
  69. #define HE_SIG_B2_MU_INFO_USER_ORDER_OFFSET 0x00000004
  70. #define HE_SIG_B2_MU_INFO_USER_ORDER_LSB 0
  71. #define HE_SIG_B2_MU_INFO_USER_ORDER_MSB 7
  72. #define HE_SIG_B2_MU_INFO_USER_ORDER_MASK 0x000000ff
  73. #define HE_SIG_B2_MU_INFO_CC_MASK_OFFSET 0x00000004
  74. #define HE_SIG_B2_MU_INFO_CC_MASK_LSB 8
  75. #define HE_SIG_B2_MU_INFO_CC_MASK_MSB 15
  76. #define HE_SIG_B2_MU_INFO_CC_MASK_MASK 0x0000ff00
  77. #define HE_SIG_B2_MU_INFO_RESERVED_1A_OFFSET 0x00000004
  78. #define HE_SIG_B2_MU_INFO_RESERVED_1A_LSB 16
  79. #define HE_SIG_B2_MU_INFO_RESERVED_1A_MSB 31
  80. #define HE_SIG_B2_MU_INFO_RESERVED_1A_MASK 0xffff0000
  81. #endif