eht_sig_usr_ofdma_info.h 7.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165
  1. /*
  2. * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
  3. * SPDX-License-Identifier: ISC
  4. */
  5. #ifndef _EHT_SIG_USR_OFDMA_INFO_H_
  6. #define _EHT_SIG_USR_OFDMA_INFO_H_
  7. #if !defined(__ASSEMBLER__)
  8. #endif
  9. #define NUM_OF_DWORDS_EHT_SIG_USR_OFDMA_INFO 2
  10. struct eht_sig_usr_ofdma_info {
  11. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  12. uint32_t sta_id : 11,
  13. sta_mcs : 4,
  14. validate_0a : 1,
  15. nss : 4,
  16. txbf : 1,
  17. sta_coding : 1,
  18. reserved_0b : 1,
  19. rx_integrity_check_passed : 1,
  20. subband80_cc_mask : 8;
  21. uint32_t user_order_subband80_0 : 8,
  22. user_order_subband80_1 : 8,
  23. user_order_subband80_2 : 8,
  24. user_order_subband80_3 : 8;
  25. #else
  26. uint32_t subband80_cc_mask : 8,
  27. rx_integrity_check_passed : 1,
  28. reserved_0b : 1,
  29. sta_coding : 1,
  30. txbf : 1,
  31. nss : 4,
  32. validate_0a : 1,
  33. sta_mcs : 4,
  34. sta_id : 11;
  35. uint32_t user_order_subband80_3 : 8,
  36. user_order_subband80_2 : 8,
  37. user_order_subband80_1 : 8,
  38. user_order_subband80_0 : 8;
  39. #endif
  40. };
  41. #define EHT_SIG_USR_OFDMA_INFO_STA_ID_OFFSET 0x00000000
  42. #define EHT_SIG_USR_OFDMA_INFO_STA_ID_LSB 0
  43. #define EHT_SIG_USR_OFDMA_INFO_STA_ID_MSB 10
  44. #define EHT_SIG_USR_OFDMA_INFO_STA_ID_MASK 0x000007ff
  45. #define EHT_SIG_USR_OFDMA_INFO_STA_MCS_OFFSET 0x00000000
  46. #define EHT_SIG_USR_OFDMA_INFO_STA_MCS_LSB 11
  47. #define EHT_SIG_USR_OFDMA_INFO_STA_MCS_MSB 14
  48. #define EHT_SIG_USR_OFDMA_INFO_STA_MCS_MASK 0x00007800
  49. #define EHT_SIG_USR_OFDMA_INFO_VALIDATE_0A_OFFSET 0x00000000
  50. #define EHT_SIG_USR_OFDMA_INFO_VALIDATE_0A_LSB 15
  51. #define EHT_SIG_USR_OFDMA_INFO_VALIDATE_0A_MSB 15
  52. #define EHT_SIG_USR_OFDMA_INFO_VALIDATE_0A_MASK 0x00008000
  53. #define EHT_SIG_USR_OFDMA_INFO_NSS_OFFSET 0x00000000
  54. #define EHT_SIG_USR_OFDMA_INFO_NSS_LSB 16
  55. #define EHT_SIG_USR_OFDMA_INFO_NSS_MSB 19
  56. #define EHT_SIG_USR_OFDMA_INFO_NSS_MASK 0x000f0000
  57. #define EHT_SIG_USR_OFDMA_INFO_TXBF_OFFSET 0x00000000
  58. #define EHT_SIG_USR_OFDMA_INFO_TXBF_LSB 20
  59. #define EHT_SIG_USR_OFDMA_INFO_TXBF_MSB 20
  60. #define EHT_SIG_USR_OFDMA_INFO_TXBF_MASK 0x00100000
  61. #define EHT_SIG_USR_OFDMA_INFO_STA_CODING_OFFSET 0x00000000
  62. #define EHT_SIG_USR_OFDMA_INFO_STA_CODING_LSB 21
  63. #define EHT_SIG_USR_OFDMA_INFO_STA_CODING_MSB 21
  64. #define EHT_SIG_USR_OFDMA_INFO_STA_CODING_MASK 0x00200000
  65. #define EHT_SIG_USR_OFDMA_INFO_RESERVED_0B_OFFSET 0x00000000
  66. #define EHT_SIG_USR_OFDMA_INFO_RESERVED_0B_LSB 22
  67. #define EHT_SIG_USR_OFDMA_INFO_RESERVED_0B_MSB 22
  68. #define EHT_SIG_USR_OFDMA_INFO_RESERVED_0B_MASK 0x00400000
  69. #define EHT_SIG_USR_OFDMA_INFO_RX_INTEGRITY_CHECK_PASSED_OFFSET 0x00000000
  70. #define EHT_SIG_USR_OFDMA_INFO_RX_INTEGRITY_CHECK_PASSED_LSB 23
  71. #define EHT_SIG_USR_OFDMA_INFO_RX_INTEGRITY_CHECK_PASSED_MSB 23
  72. #define EHT_SIG_USR_OFDMA_INFO_RX_INTEGRITY_CHECK_PASSED_MASK 0x00800000
  73. #define EHT_SIG_USR_OFDMA_INFO_SUBBAND80_CC_MASK_OFFSET 0x00000000
  74. #define EHT_SIG_USR_OFDMA_INFO_SUBBAND80_CC_MASK_LSB 24
  75. #define EHT_SIG_USR_OFDMA_INFO_SUBBAND80_CC_MASK_MSB 31
  76. #define EHT_SIG_USR_OFDMA_INFO_SUBBAND80_CC_MASK_MASK 0xff000000
  77. #define EHT_SIG_USR_OFDMA_INFO_USER_ORDER_SUBBAND80_0_OFFSET 0x00000004
  78. #define EHT_SIG_USR_OFDMA_INFO_USER_ORDER_SUBBAND80_0_LSB 0
  79. #define EHT_SIG_USR_OFDMA_INFO_USER_ORDER_SUBBAND80_0_MSB 7
  80. #define EHT_SIG_USR_OFDMA_INFO_USER_ORDER_SUBBAND80_0_MASK 0x000000ff
  81. #define EHT_SIG_USR_OFDMA_INFO_USER_ORDER_SUBBAND80_1_OFFSET 0x00000004
  82. #define EHT_SIG_USR_OFDMA_INFO_USER_ORDER_SUBBAND80_1_LSB 8
  83. #define EHT_SIG_USR_OFDMA_INFO_USER_ORDER_SUBBAND80_1_MSB 15
  84. #define EHT_SIG_USR_OFDMA_INFO_USER_ORDER_SUBBAND80_1_MASK 0x0000ff00
  85. #define EHT_SIG_USR_OFDMA_INFO_USER_ORDER_SUBBAND80_2_OFFSET 0x00000004
  86. #define EHT_SIG_USR_OFDMA_INFO_USER_ORDER_SUBBAND80_2_LSB 16
  87. #define EHT_SIG_USR_OFDMA_INFO_USER_ORDER_SUBBAND80_2_MSB 23
  88. #define EHT_SIG_USR_OFDMA_INFO_USER_ORDER_SUBBAND80_2_MASK 0x00ff0000
  89. #define EHT_SIG_USR_OFDMA_INFO_USER_ORDER_SUBBAND80_3_OFFSET 0x00000004
  90. #define EHT_SIG_USR_OFDMA_INFO_USER_ORDER_SUBBAND80_3_LSB 24
  91. #define EHT_SIG_USR_OFDMA_INFO_USER_ORDER_SUBBAND80_3_MSB 31
  92. #define EHT_SIG_USR_OFDMA_INFO_USER_ORDER_SUBBAND80_3_MASK 0xff000000
  93. #endif