mlo_sta_id_details.h 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114
  1. /* Copyright (c) 2022, Qualcomm Innovation Center, Inc. All rights reserved.
  2. *
  3. * Permission to use, copy, modify, and/or distribute this software for any
  4. * purpose with or without fee is hereby granted, provided that the above
  5. * copyright notice and this permission notice appear in all copies.
  6. *
  7. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  8. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  9. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  10. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  11. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  12. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  13. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  14. */
  15. #ifndef _MLO_STA_ID_DETAILS_H_
  16. #define _MLO_STA_ID_DETAILS_H_
  17. #if !defined(__ASSEMBLER__)
  18. #endif
  19. #define NUM_OF_WORDS_MLO_STA_ID_DETAILS 1
  20. struct mlo_sta_id_details {
  21. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  22. uint16_t nstr_mlo_sta_id : 10, // [9:0]
  23. block_self_ml_sync : 1, // [10:10]
  24. block_partner_ml_sync : 1, // [11:11]
  25. nstr_mlo_sta_id_valid : 1, // [12:12]
  26. reserved_0a : 3; // [15:13]
  27. #else
  28. uint16_t reserved_0a : 3, // [15:13]
  29. nstr_mlo_sta_id_valid : 1, // [12:12]
  30. block_partner_ml_sync : 1, // [11:11]
  31. block_self_ml_sync : 1, // [10:10]
  32. nstr_mlo_sta_id : 10; // [9:0]
  33. #endif
  34. };
  35. /* Description NSTR_MLO_STA_ID
  36. ID of peer participating in non-STR MLO
  37. */
  38. #define MLO_STA_ID_DETAILS_NSTR_MLO_STA_ID_OFFSET 0x00000000
  39. #define MLO_STA_ID_DETAILS_NSTR_MLO_STA_ID_LSB 0
  40. #define MLO_STA_ID_DETAILS_NSTR_MLO_STA_ID_MSB 9
  41. #define MLO_STA_ID_DETAILS_NSTR_MLO_STA_ID_MASK 0x000003ff
  42. /* Description BLOCK_SELF_ML_SYNC
  43. Only valid for TX
  44. When set, this provides an indication to block the peer
  45. for self-link.
  46. */
  47. #define MLO_STA_ID_DETAILS_BLOCK_SELF_ML_SYNC_OFFSET 0x00000000
  48. #define MLO_STA_ID_DETAILS_BLOCK_SELF_ML_SYNC_LSB 10
  49. #define MLO_STA_ID_DETAILS_BLOCK_SELF_ML_SYNC_MSB 10
  50. #define MLO_STA_ID_DETAILS_BLOCK_SELF_ML_SYNC_MASK 0x00000400
  51. /* Description BLOCK_PARTNER_ML_SYNC
  52. Only valid for TX
  53. When set, this provides an indication to block the peer
  54. for partner links.
  55. */
  56. #define MLO_STA_ID_DETAILS_BLOCK_PARTNER_ML_SYNC_OFFSET 0x00000000
  57. #define MLO_STA_ID_DETAILS_BLOCK_PARTNER_ML_SYNC_LSB 11
  58. #define MLO_STA_ID_DETAILS_BLOCK_PARTNER_ML_SYNC_MSB 11
  59. #define MLO_STA_ID_DETAILS_BLOCK_PARTNER_ML_SYNC_MASK 0x00000800
  60. /* Description NSTR_MLO_STA_ID_VALID
  61. All the fields in this TLV are valid only if this bit is
  62. set.
  63. */
  64. #define MLO_STA_ID_DETAILS_NSTR_MLO_STA_ID_VALID_OFFSET 0x00000000
  65. #define MLO_STA_ID_DETAILS_NSTR_MLO_STA_ID_VALID_LSB 12
  66. #define MLO_STA_ID_DETAILS_NSTR_MLO_STA_ID_VALID_MSB 12
  67. #define MLO_STA_ID_DETAILS_NSTR_MLO_STA_ID_VALID_MASK 0x00001000
  68. /* Description RESERVED_0A
  69. <legal 0>
  70. */
  71. #define MLO_STA_ID_DETAILS_RESERVED_0A_OFFSET 0x00000000
  72. #define MLO_STA_ID_DETAILS_RESERVED_0A_LSB 13
  73. #define MLO_STA_ID_DETAILS_RESERVED_0A_MSB 15
  74. #define MLO_STA_ID_DETAILS_RESERVED_0A_MASK 0x0000e000
  75. #endif // MLO_STA_ID_DETAILS