unallocated_ru_160_info.h 3.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061
  1. /*
  2. * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #ifndef _UNALLOCATED_RU_160_INFO_H_
  17. #define _UNALLOCATED_RU_160_INFO_H_
  18. #if !defined(__ASSEMBLER__)
  19. #endif
  20. #define NUM_OF_DWORDS_UNALLOCATED_RU_160_INFO 1
  21. struct unallocated_ru_160_info {
  22. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  23. uint32_t subband80_0_cc0 : 8,
  24. subband80_0_cc1 : 8,
  25. subband80_1_cc0 : 8,
  26. subband80_1_cc1 : 8;
  27. #else
  28. uint32_t subband80_1_cc1 : 8,
  29. subband80_1_cc0 : 8,
  30. subband80_0_cc1 : 8,
  31. subband80_0_cc0 : 8;
  32. #endif
  33. };
  34. #define UNALLOCATED_RU_160_INFO_SUBBAND80_0_CC0_OFFSET 0x00000000
  35. #define UNALLOCATED_RU_160_INFO_SUBBAND80_0_CC0_LSB 0
  36. #define UNALLOCATED_RU_160_INFO_SUBBAND80_0_CC0_MSB 7
  37. #define UNALLOCATED_RU_160_INFO_SUBBAND80_0_CC0_MASK 0x000000ff
  38. #define UNALLOCATED_RU_160_INFO_SUBBAND80_0_CC1_OFFSET 0x00000000
  39. #define UNALLOCATED_RU_160_INFO_SUBBAND80_0_CC1_LSB 8
  40. #define UNALLOCATED_RU_160_INFO_SUBBAND80_0_CC1_MSB 15
  41. #define UNALLOCATED_RU_160_INFO_SUBBAND80_0_CC1_MASK 0x0000ff00
  42. #define UNALLOCATED_RU_160_INFO_SUBBAND80_1_CC0_OFFSET 0x00000000
  43. #define UNALLOCATED_RU_160_INFO_SUBBAND80_1_CC0_LSB 16
  44. #define UNALLOCATED_RU_160_INFO_SUBBAND80_1_CC0_MSB 23
  45. #define UNALLOCATED_RU_160_INFO_SUBBAND80_1_CC0_MASK 0x00ff0000
  46. #define UNALLOCATED_RU_160_INFO_SUBBAND80_1_CC1_OFFSET 0x00000000
  47. #define UNALLOCATED_RU_160_INFO_SUBBAND80_1_CC1_LSB 24
  48. #define UNALLOCATED_RU_160_INFO_SUBBAND80_1_CC1_MSB 31
  49. #define UNALLOCATED_RU_160_INFO_SUBBAND80_1_CC1_MASK 0xff000000
  50. #endif