txpcu_buffer_status.h 4.0 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374
  1. /*
  2. * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #ifndef _TXPCU_BUFFER_STATUS_H_
  17. #define _TXPCU_BUFFER_STATUS_H_
  18. #if !defined(__ASSEMBLER__)
  19. #endif
  20. #include "txpcu_buffer_basics.h"
  21. #define NUM_OF_DWORDS_TXPCU_BUFFER_STATUS 2
  22. #define NUM_OF_QWORDS_TXPCU_BUFFER_STATUS 1
  23. struct txpcu_buffer_status {
  24. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  25. struct txpcu_buffer_basics txpcu_basix_buffer_info;
  26. uint32_t reserved : 15,
  27. msdu_end : 1,
  28. tx_data_sync_value : 16;
  29. #else
  30. struct txpcu_buffer_basics txpcu_basix_buffer_info;
  31. uint32_t tx_data_sync_value : 16,
  32. msdu_end : 1,
  33. reserved : 15;
  34. #endif
  35. };
  36. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_AVAILABLE_MEMORY_OFFSET 0x0000000000000000
  37. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_AVAILABLE_MEMORY_LSB 0
  38. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_AVAILABLE_MEMORY_MSB 7
  39. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_AVAILABLE_MEMORY_MASK 0x00000000000000ff
  40. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_PARTIAL_TX_DATA_TLV_COUNT_OFFSET 0x0000000000000000
  41. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_PARTIAL_TX_DATA_TLV_COUNT_LSB 8
  42. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_PARTIAL_TX_DATA_TLV_COUNT_MSB 15
  43. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_PARTIAL_TX_DATA_TLV_COUNT_MASK 0x000000000000ff00
  44. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_TX_DATA_TLV_COUNT_OFFSET 0x0000000000000000
  45. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_TX_DATA_TLV_COUNT_LSB 16
  46. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_TX_DATA_TLV_COUNT_MSB 31
  47. #define TXPCU_BUFFER_STATUS_TXPCU_BASIX_BUFFER_INFO_TX_DATA_TLV_COUNT_MASK 0x00000000ffff0000
  48. #define TXPCU_BUFFER_STATUS_RESERVED_OFFSET 0x0000000000000000
  49. #define TXPCU_BUFFER_STATUS_RESERVED_LSB 32
  50. #define TXPCU_BUFFER_STATUS_RESERVED_MSB 46
  51. #define TXPCU_BUFFER_STATUS_RESERVED_MASK 0x00007fff00000000
  52. #define TXPCU_BUFFER_STATUS_MSDU_END_OFFSET 0x0000000000000000
  53. #define TXPCU_BUFFER_STATUS_MSDU_END_LSB 47
  54. #define TXPCU_BUFFER_STATUS_MSDU_END_MSB 47
  55. #define TXPCU_BUFFER_STATUS_MSDU_END_MASK 0x0000800000000000
  56. #define TXPCU_BUFFER_STATUS_TX_DATA_SYNC_VALUE_OFFSET 0x0000000000000000
  57. #define TXPCU_BUFFER_STATUS_TX_DATA_SYNC_VALUE_LSB 48
  58. #define TXPCU_BUFFER_STATUS_TX_DATA_SYNC_VALUE_MSB 63
  59. #define TXPCU_BUFFER_STATUS_TX_DATA_SYNC_VALUE_MASK 0xffff000000000000
  60. #endif