tx_fes_status_start.h 8.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133
  1. /*
  2. * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #ifndef _TX_FES_STATUS_START_H_
  17. #define _TX_FES_STATUS_START_H_
  18. #if !defined(__ASSEMBLER__)
  19. #endif
  20. #define NUM_OF_DWORDS_TX_FES_STATUS_START 4
  21. #define NUM_OF_QWORDS_TX_FES_STATUS_START 2
  22. struct tx_fes_status_start {
  23. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  24. uint32_t schedule_id : 32;
  25. uint32_t reserved_1a : 8,
  26. transmit_start_reason : 3,
  27. disabled_user_bitmap_36_32 : 5,
  28. schedule_cmd_ring_id : 5,
  29. fes_control_mode : 2,
  30. schedule_try : 4,
  31. medium_prot_type : 3,
  32. reserved_1b : 2;
  33. uint32_t optimal_bw_try_count : 4,
  34. number_of_users : 7,
  35. coex_nack_count : 5,
  36. cca_ed0 : 16;
  37. uint32_t disabled_user_bitmap_31_0 : 32;
  38. #else
  39. uint32_t schedule_id : 32;
  40. uint32_t reserved_1b : 2,
  41. medium_prot_type : 3,
  42. schedule_try : 4,
  43. fes_control_mode : 2,
  44. schedule_cmd_ring_id : 5,
  45. disabled_user_bitmap_36_32 : 5,
  46. transmit_start_reason : 3,
  47. reserved_1a : 8;
  48. uint32_t cca_ed0 : 16,
  49. coex_nack_count : 5,
  50. number_of_users : 7,
  51. optimal_bw_try_count : 4;
  52. uint32_t disabled_user_bitmap_31_0 : 32;
  53. #endif
  54. };
  55. #define TX_FES_STATUS_START_SCHEDULE_ID_OFFSET 0x0000000000000000
  56. #define TX_FES_STATUS_START_SCHEDULE_ID_LSB 0
  57. #define TX_FES_STATUS_START_SCHEDULE_ID_MSB 31
  58. #define TX_FES_STATUS_START_SCHEDULE_ID_MASK 0x00000000ffffffff
  59. #define TX_FES_STATUS_START_RESERVED_1A_OFFSET 0x0000000000000000
  60. #define TX_FES_STATUS_START_RESERVED_1A_LSB 32
  61. #define TX_FES_STATUS_START_RESERVED_1A_MSB 39
  62. #define TX_FES_STATUS_START_RESERVED_1A_MASK 0x000000ff00000000
  63. #define TX_FES_STATUS_START_TRANSMIT_START_REASON_OFFSET 0x0000000000000000
  64. #define TX_FES_STATUS_START_TRANSMIT_START_REASON_LSB 40
  65. #define TX_FES_STATUS_START_TRANSMIT_START_REASON_MSB 42
  66. #define TX_FES_STATUS_START_TRANSMIT_START_REASON_MASK 0x0000070000000000
  67. #define TX_FES_STATUS_START_DISABLED_USER_BITMAP_36_32_OFFSET 0x0000000000000000
  68. #define TX_FES_STATUS_START_DISABLED_USER_BITMAP_36_32_LSB 43
  69. #define TX_FES_STATUS_START_DISABLED_USER_BITMAP_36_32_MSB 47
  70. #define TX_FES_STATUS_START_DISABLED_USER_BITMAP_36_32_MASK 0x0000f80000000000
  71. #define TX_FES_STATUS_START_SCHEDULE_CMD_RING_ID_OFFSET 0x0000000000000000
  72. #define TX_FES_STATUS_START_SCHEDULE_CMD_RING_ID_LSB 48
  73. #define TX_FES_STATUS_START_SCHEDULE_CMD_RING_ID_MSB 52
  74. #define TX_FES_STATUS_START_SCHEDULE_CMD_RING_ID_MASK 0x001f000000000000
  75. #define TX_FES_STATUS_START_FES_CONTROL_MODE_OFFSET 0x0000000000000000
  76. #define TX_FES_STATUS_START_FES_CONTROL_MODE_LSB 53
  77. #define TX_FES_STATUS_START_FES_CONTROL_MODE_MSB 54
  78. #define TX_FES_STATUS_START_FES_CONTROL_MODE_MASK 0x0060000000000000
  79. #define TX_FES_STATUS_START_SCHEDULE_TRY_OFFSET 0x0000000000000000
  80. #define TX_FES_STATUS_START_SCHEDULE_TRY_LSB 55
  81. #define TX_FES_STATUS_START_SCHEDULE_TRY_MSB 58
  82. #define TX_FES_STATUS_START_SCHEDULE_TRY_MASK 0x0780000000000000
  83. #define TX_FES_STATUS_START_MEDIUM_PROT_TYPE_OFFSET 0x0000000000000000
  84. #define TX_FES_STATUS_START_MEDIUM_PROT_TYPE_LSB 59
  85. #define TX_FES_STATUS_START_MEDIUM_PROT_TYPE_MSB 61
  86. #define TX_FES_STATUS_START_MEDIUM_PROT_TYPE_MASK 0x3800000000000000
  87. #define TX_FES_STATUS_START_RESERVED_1B_OFFSET 0x0000000000000000
  88. #define TX_FES_STATUS_START_RESERVED_1B_LSB 62
  89. #define TX_FES_STATUS_START_RESERVED_1B_MSB 63
  90. #define TX_FES_STATUS_START_RESERVED_1B_MASK 0xc000000000000000
  91. #define TX_FES_STATUS_START_OPTIMAL_BW_TRY_COUNT_OFFSET 0x0000000000000008
  92. #define TX_FES_STATUS_START_OPTIMAL_BW_TRY_COUNT_LSB 0
  93. #define TX_FES_STATUS_START_OPTIMAL_BW_TRY_COUNT_MSB 3
  94. #define TX_FES_STATUS_START_OPTIMAL_BW_TRY_COUNT_MASK 0x000000000000000f
  95. #define TX_FES_STATUS_START_NUMBER_OF_USERS_OFFSET 0x0000000000000008
  96. #define TX_FES_STATUS_START_NUMBER_OF_USERS_LSB 4
  97. #define TX_FES_STATUS_START_NUMBER_OF_USERS_MSB 10
  98. #define TX_FES_STATUS_START_NUMBER_OF_USERS_MASK 0x00000000000007f0
  99. #define TX_FES_STATUS_START_COEX_NACK_COUNT_OFFSET 0x0000000000000008
  100. #define TX_FES_STATUS_START_COEX_NACK_COUNT_LSB 11
  101. #define TX_FES_STATUS_START_COEX_NACK_COUNT_MSB 15
  102. #define TX_FES_STATUS_START_COEX_NACK_COUNT_MASK 0x000000000000f800
  103. #define TX_FES_STATUS_START_CCA_ED0_OFFSET 0x0000000000000008
  104. #define TX_FES_STATUS_START_CCA_ED0_LSB 16
  105. #define TX_FES_STATUS_START_CCA_ED0_MSB 31
  106. #define TX_FES_STATUS_START_CCA_ED0_MASK 0x00000000ffff0000
  107. #define TX_FES_STATUS_START_DISABLED_USER_BITMAP_31_0_OFFSET 0x0000000000000008
  108. #define TX_FES_STATUS_START_DISABLED_USER_BITMAP_31_0_LSB 32
  109. #define TX_FES_STATUS_START_DISABLED_USER_BITMAP_31_0_MSB 63
  110. #define TX_FES_STATUS_START_DISABLED_USER_BITMAP_31_0_MASK 0xffffffff00000000
  111. #endif