rx_trig_info.h 3.7 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970
  1. /*
  2. * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #ifndef _RX_TRIG_INFO_H_
  17. #define _RX_TRIG_INFO_H_
  18. #if !defined(__ASSEMBLER__)
  19. #endif
  20. #define NUM_OF_DWORDS_RX_TRIG_INFO 2
  21. #define NUM_OF_QWORDS_RX_TRIG_INFO 1
  22. struct rx_trig_info {
  23. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  24. uint32_t rx_trigger_frame_type : 2,
  25. trigger_resp_type : 3,
  26. reserved_0 : 27;
  27. uint32_t ppdu_duration : 16,
  28. unique_destination_id : 16;
  29. #else
  30. uint32_t reserved_0 : 27,
  31. trigger_resp_type : 3,
  32. rx_trigger_frame_type : 2;
  33. uint32_t unique_destination_id : 16,
  34. ppdu_duration : 16;
  35. #endif
  36. };
  37. #define RX_TRIG_INFO_RX_TRIGGER_FRAME_TYPE_OFFSET 0x0000000000000000
  38. #define RX_TRIG_INFO_RX_TRIGGER_FRAME_TYPE_LSB 0
  39. #define RX_TRIG_INFO_RX_TRIGGER_FRAME_TYPE_MSB 1
  40. #define RX_TRIG_INFO_RX_TRIGGER_FRAME_TYPE_MASK 0x0000000000000003
  41. #define RX_TRIG_INFO_TRIGGER_RESP_TYPE_OFFSET 0x0000000000000000
  42. #define RX_TRIG_INFO_TRIGGER_RESP_TYPE_LSB 2
  43. #define RX_TRIG_INFO_TRIGGER_RESP_TYPE_MSB 4
  44. #define RX_TRIG_INFO_TRIGGER_RESP_TYPE_MASK 0x000000000000001c
  45. #define RX_TRIG_INFO_RESERVED_0_OFFSET 0x0000000000000000
  46. #define RX_TRIG_INFO_RESERVED_0_LSB 5
  47. #define RX_TRIG_INFO_RESERVED_0_MSB 31
  48. #define RX_TRIG_INFO_RESERVED_0_MASK 0x00000000ffffffe0
  49. #define RX_TRIG_INFO_PPDU_DURATION_OFFSET 0x0000000000000000
  50. #define RX_TRIG_INFO_PPDU_DURATION_LSB 32
  51. #define RX_TRIG_INFO_PPDU_DURATION_MSB 47
  52. #define RX_TRIG_INFO_PPDU_DURATION_MASK 0x0000ffff00000000
  53. #define RX_TRIG_INFO_UNIQUE_DESTINATION_ID_OFFSET 0x0000000000000000
  54. #define RX_TRIG_INFO_UNIQUE_DESTINATION_ID_LSB 48
  55. #define RX_TRIG_INFO_UNIQUE_DESTINATION_ID_MSB 63
  56. #define RX_TRIG_INFO_UNIQUE_DESTINATION_ID_MASK 0xffff000000000000
  57. #endif