rx_msdu_start.h 23 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317
  1. /*
  2. * Copyright (c) 2022 Qualcomm Innovation Center, Inc. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #ifndef _RX_MSDU_START_H_
  19. #define _RX_MSDU_START_H_
  20. #if !defined(__ASSEMBLER__)
  21. #endif
  22. #define NUM_OF_DWORDS_RX_MSDU_START 10
  23. #define NUM_OF_QWORDS_RX_MSDU_START 5
  24. struct rx_msdu_start {
  25. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  26. uint32_t rxpcu_mpdu_filter_in_category : 2,
  27. sw_frame_group_id : 7,
  28. reserved_0 : 7,
  29. phy_ppdu_id : 16;
  30. uint32_t msdu_length : 14,
  31. stbc : 1,
  32. ipsec_esp : 1,
  33. l3_offset : 7,
  34. ipsec_ah : 1,
  35. l4_offset : 8;
  36. uint32_t msdu_number : 8,
  37. decap_format : 2,
  38. ipv4_proto : 1,
  39. ipv6_proto : 1,
  40. tcp_proto : 1,
  41. udp_proto : 1,
  42. ip_frag : 1,
  43. tcp_only_ack : 1,
  44. da_is_bcast_mcast : 1,
  45. toeplitz_hash_sel : 2,
  46. ip_fixed_header_valid : 1,
  47. ip_extn_header_valid : 1,
  48. tcp_udp_header_valid : 1,
  49. mesh_control_present : 1,
  50. ldpc : 1,
  51. ip4_protocol_ip6_next_header : 8;
  52. uint32_t toeplitz_hash_2_or_4 : 32;
  53. uint32_t flow_id_toeplitz : 32;
  54. uint32_t user_rssi : 8,
  55. pkt_type : 4,
  56. sgi : 2,
  57. rate_mcs : 4,
  58. receive_bandwidth : 3,
  59. reception_type : 3,
  60. mimo_ss_bitmap : 8;
  61. uint32_t ppdu_start_timestamp_31_0 : 32;
  62. uint32_t ppdu_start_timestamp_63_32 : 32;
  63. uint32_t sw_phy_meta_data : 32;
  64. uint32_t vlan_ctag_ci : 16,
  65. vlan_stag_ci : 16;
  66. #else
  67. uint32_t phy_ppdu_id : 16,
  68. reserved_0 : 7,
  69. sw_frame_group_id : 7,
  70. rxpcu_mpdu_filter_in_category : 2;
  71. uint32_t l4_offset : 8,
  72. ipsec_ah : 1,
  73. l3_offset : 7,
  74. ipsec_esp : 1,
  75. stbc : 1,
  76. msdu_length : 14;
  77. uint32_t ip4_protocol_ip6_next_header : 8,
  78. ldpc : 1,
  79. mesh_control_present : 1,
  80. tcp_udp_header_valid : 1,
  81. ip_extn_header_valid : 1,
  82. ip_fixed_header_valid : 1,
  83. toeplitz_hash_sel : 2,
  84. da_is_bcast_mcast : 1,
  85. tcp_only_ack : 1,
  86. ip_frag : 1,
  87. udp_proto : 1,
  88. tcp_proto : 1,
  89. ipv6_proto : 1,
  90. ipv4_proto : 1,
  91. decap_format : 2,
  92. msdu_number : 8;
  93. uint32_t toeplitz_hash_2_or_4 : 32;
  94. uint32_t flow_id_toeplitz : 32;
  95. uint32_t mimo_ss_bitmap : 8,
  96. reception_type : 3,
  97. receive_bandwidth : 3,
  98. rate_mcs : 4,
  99. sgi : 2,
  100. pkt_type : 4,
  101. user_rssi : 8;
  102. uint32_t ppdu_start_timestamp_31_0 : 32;
  103. uint32_t ppdu_start_timestamp_63_32 : 32;
  104. uint32_t sw_phy_meta_data : 32;
  105. uint32_t vlan_stag_ci : 16,
  106. vlan_ctag_ci : 16;
  107. #endif
  108. };
  109. #define RX_MSDU_START_RXPCU_MPDU_FILTER_IN_CATEGORY_OFFSET 0x0000000000000000
  110. #define RX_MSDU_START_RXPCU_MPDU_FILTER_IN_CATEGORY_LSB 0
  111. #define RX_MSDU_START_RXPCU_MPDU_FILTER_IN_CATEGORY_MSB 1
  112. #define RX_MSDU_START_RXPCU_MPDU_FILTER_IN_CATEGORY_MASK 0x0000000000000003
  113. #define RX_MSDU_START_SW_FRAME_GROUP_ID_OFFSET 0x0000000000000000
  114. #define RX_MSDU_START_SW_FRAME_GROUP_ID_LSB 2
  115. #define RX_MSDU_START_SW_FRAME_GROUP_ID_MSB 8
  116. #define RX_MSDU_START_SW_FRAME_GROUP_ID_MASK 0x00000000000001fc
  117. #define RX_MSDU_START_RESERVED_0_OFFSET 0x0000000000000000
  118. #define RX_MSDU_START_RESERVED_0_LSB 9
  119. #define RX_MSDU_START_RESERVED_0_MSB 15
  120. #define RX_MSDU_START_RESERVED_0_MASK 0x000000000000fe00
  121. #define RX_MSDU_START_PHY_PPDU_ID_OFFSET 0x0000000000000000
  122. #define RX_MSDU_START_PHY_PPDU_ID_LSB 16
  123. #define RX_MSDU_START_PHY_PPDU_ID_MSB 31
  124. #define RX_MSDU_START_PHY_PPDU_ID_MASK 0x00000000ffff0000
  125. #define RX_MSDU_START_MSDU_LENGTH_OFFSET 0x0000000000000000
  126. #define RX_MSDU_START_MSDU_LENGTH_LSB 32
  127. #define RX_MSDU_START_MSDU_LENGTH_MSB 45
  128. #define RX_MSDU_START_MSDU_LENGTH_MASK 0x00003fff00000000
  129. #define RX_MSDU_START_STBC_OFFSET 0x0000000000000000
  130. #define RX_MSDU_START_STBC_LSB 46
  131. #define RX_MSDU_START_STBC_MSB 46
  132. #define RX_MSDU_START_STBC_MASK 0x0000400000000000
  133. #define RX_MSDU_START_IPSEC_ESP_OFFSET 0x0000000000000000
  134. #define RX_MSDU_START_IPSEC_ESP_LSB 47
  135. #define RX_MSDU_START_IPSEC_ESP_MSB 47
  136. #define RX_MSDU_START_IPSEC_ESP_MASK 0x0000800000000000
  137. #define RX_MSDU_START_L3_OFFSET_OFFSET 0x0000000000000000
  138. #define RX_MSDU_START_L3_OFFSET_LSB 48
  139. #define RX_MSDU_START_L3_OFFSET_MSB 54
  140. #define RX_MSDU_START_L3_OFFSET_MASK 0x007f000000000000
  141. #define RX_MSDU_START_IPSEC_AH_OFFSET 0x0000000000000000
  142. #define RX_MSDU_START_IPSEC_AH_LSB 55
  143. #define RX_MSDU_START_IPSEC_AH_MSB 55
  144. #define RX_MSDU_START_IPSEC_AH_MASK 0x0080000000000000
  145. #define RX_MSDU_START_L4_OFFSET_OFFSET 0x0000000000000000
  146. #define RX_MSDU_START_L4_OFFSET_LSB 56
  147. #define RX_MSDU_START_L4_OFFSET_MSB 63
  148. #define RX_MSDU_START_L4_OFFSET_MASK 0xff00000000000000
  149. #define RX_MSDU_START_MSDU_NUMBER_OFFSET 0x0000000000000008
  150. #define RX_MSDU_START_MSDU_NUMBER_LSB 0
  151. #define RX_MSDU_START_MSDU_NUMBER_MSB 7
  152. #define RX_MSDU_START_MSDU_NUMBER_MASK 0x00000000000000ff
  153. #define RX_MSDU_START_DECAP_FORMAT_OFFSET 0x0000000000000008
  154. #define RX_MSDU_START_DECAP_FORMAT_LSB 8
  155. #define RX_MSDU_START_DECAP_FORMAT_MSB 9
  156. #define RX_MSDU_START_DECAP_FORMAT_MASK 0x0000000000000300
  157. #define RX_MSDU_START_IPV4_PROTO_OFFSET 0x0000000000000008
  158. #define RX_MSDU_START_IPV4_PROTO_LSB 10
  159. #define RX_MSDU_START_IPV4_PROTO_MSB 10
  160. #define RX_MSDU_START_IPV4_PROTO_MASK 0x0000000000000400
  161. #define RX_MSDU_START_IPV6_PROTO_OFFSET 0x0000000000000008
  162. #define RX_MSDU_START_IPV6_PROTO_LSB 11
  163. #define RX_MSDU_START_IPV6_PROTO_MSB 11
  164. #define RX_MSDU_START_IPV6_PROTO_MASK 0x0000000000000800
  165. #define RX_MSDU_START_TCP_PROTO_OFFSET 0x0000000000000008
  166. #define RX_MSDU_START_TCP_PROTO_LSB 12
  167. #define RX_MSDU_START_TCP_PROTO_MSB 12
  168. #define RX_MSDU_START_TCP_PROTO_MASK 0x0000000000001000
  169. #define RX_MSDU_START_UDP_PROTO_OFFSET 0x0000000000000008
  170. #define RX_MSDU_START_UDP_PROTO_LSB 13
  171. #define RX_MSDU_START_UDP_PROTO_MSB 13
  172. #define RX_MSDU_START_UDP_PROTO_MASK 0x0000000000002000
  173. #define RX_MSDU_START_IP_FRAG_OFFSET 0x0000000000000008
  174. #define RX_MSDU_START_IP_FRAG_LSB 14
  175. #define RX_MSDU_START_IP_FRAG_MSB 14
  176. #define RX_MSDU_START_IP_FRAG_MASK 0x0000000000004000
  177. #define RX_MSDU_START_TCP_ONLY_ACK_OFFSET 0x0000000000000008
  178. #define RX_MSDU_START_TCP_ONLY_ACK_LSB 15
  179. #define RX_MSDU_START_TCP_ONLY_ACK_MSB 15
  180. #define RX_MSDU_START_TCP_ONLY_ACK_MASK 0x0000000000008000
  181. #define RX_MSDU_START_DA_IS_BCAST_MCAST_OFFSET 0x0000000000000008
  182. #define RX_MSDU_START_DA_IS_BCAST_MCAST_LSB 16
  183. #define RX_MSDU_START_DA_IS_BCAST_MCAST_MSB 16
  184. #define RX_MSDU_START_DA_IS_BCAST_MCAST_MASK 0x0000000000010000
  185. #define RX_MSDU_START_TOEPLITZ_HASH_SEL_OFFSET 0x0000000000000008
  186. #define RX_MSDU_START_TOEPLITZ_HASH_SEL_LSB 17
  187. #define RX_MSDU_START_TOEPLITZ_HASH_SEL_MSB 18
  188. #define RX_MSDU_START_TOEPLITZ_HASH_SEL_MASK 0x0000000000060000
  189. #define RX_MSDU_START_IP_FIXED_HEADER_VALID_OFFSET 0x0000000000000008
  190. #define RX_MSDU_START_IP_FIXED_HEADER_VALID_LSB 19
  191. #define RX_MSDU_START_IP_FIXED_HEADER_VALID_MSB 19
  192. #define RX_MSDU_START_IP_FIXED_HEADER_VALID_MASK 0x0000000000080000
  193. #define RX_MSDU_START_IP_EXTN_HEADER_VALID_OFFSET 0x0000000000000008
  194. #define RX_MSDU_START_IP_EXTN_HEADER_VALID_LSB 20
  195. #define RX_MSDU_START_IP_EXTN_HEADER_VALID_MSB 20
  196. #define RX_MSDU_START_IP_EXTN_HEADER_VALID_MASK 0x0000000000100000
  197. #define RX_MSDU_START_TCP_UDP_HEADER_VALID_OFFSET 0x0000000000000008
  198. #define RX_MSDU_START_TCP_UDP_HEADER_VALID_LSB 21
  199. #define RX_MSDU_START_TCP_UDP_HEADER_VALID_MSB 21
  200. #define RX_MSDU_START_TCP_UDP_HEADER_VALID_MASK 0x0000000000200000
  201. #define RX_MSDU_START_MESH_CONTROL_PRESENT_OFFSET 0x0000000000000008
  202. #define RX_MSDU_START_MESH_CONTROL_PRESENT_LSB 22
  203. #define RX_MSDU_START_MESH_CONTROL_PRESENT_MSB 22
  204. #define RX_MSDU_START_MESH_CONTROL_PRESENT_MASK 0x0000000000400000
  205. #define RX_MSDU_START_LDPC_OFFSET 0x0000000000000008
  206. #define RX_MSDU_START_LDPC_LSB 23
  207. #define RX_MSDU_START_LDPC_MSB 23
  208. #define RX_MSDU_START_LDPC_MASK 0x0000000000800000
  209. #define RX_MSDU_START_IP4_PROTOCOL_IP6_NEXT_HEADER_OFFSET 0x0000000000000008
  210. #define RX_MSDU_START_IP4_PROTOCOL_IP6_NEXT_HEADER_LSB 24
  211. #define RX_MSDU_START_IP4_PROTOCOL_IP6_NEXT_HEADER_MSB 31
  212. #define RX_MSDU_START_IP4_PROTOCOL_IP6_NEXT_HEADER_MASK 0x00000000ff000000
  213. #define RX_MSDU_START_TOEPLITZ_HASH_2_OR_4_OFFSET 0x0000000000000008
  214. #define RX_MSDU_START_TOEPLITZ_HASH_2_OR_4_LSB 32
  215. #define RX_MSDU_START_TOEPLITZ_HASH_2_OR_4_MSB 63
  216. #define RX_MSDU_START_TOEPLITZ_HASH_2_OR_4_MASK 0xffffffff00000000
  217. #define RX_MSDU_START_FLOW_ID_TOEPLITZ_OFFSET 0x0000000000000010
  218. #define RX_MSDU_START_FLOW_ID_TOEPLITZ_LSB 0
  219. #define RX_MSDU_START_FLOW_ID_TOEPLITZ_MSB 31
  220. #define RX_MSDU_START_FLOW_ID_TOEPLITZ_MASK 0x00000000ffffffff
  221. #define RX_MSDU_START_USER_RSSI_OFFSET 0x0000000000000010
  222. #define RX_MSDU_START_USER_RSSI_LSB 32
  223. #define RX_MSDU_START_USER_RSSI_MSB 39
  224. #define RX_MSDU_START_USER_RSSI_MASK 0x000000ff00000000
  225. #define RX_MSDU_START_PKT_TYPE_OFFSET 0x0000000000000010
  226. #define RX_MSDU_START_PKT_TYPE_LSB 40
  227. #define RX_MSDU_START_PKT_TYPE_MSB 43
  228. #define RX_MSDU_START_PKT_TYPE_MASK 0x00000f0000000000
  229. #define RX_MSDU_START_SGI_OFFSET 0x0000000000000010
  230. #define RX_MSDU_START_SGI_LSB 44
  231. #define RX_MSDU_START_SGI_MSB 45
  232. #define RX_MSDU_START_SGI_MASK 0x0000300000000000
  233. #define RX_MSDU_START_RATE_MCS_OFFSET 0x0000000000000010
  234. #define RX_MSDU_START_RATE_MCS_LSB 46
  235. #define RX_MSDU_START_RATE_MCS_MSB 49
  236. #define RX_MSDU_START_RATE_MCS_MASK 0x0003c00000000000
  237. #define RX_MSDU_START_RECEIVE_BANDWIDTH_OFFSET 0x0000000000000010
  238. #define RX_MSDU_START_RECEIVE_BANDWIDTH_LSB 50
  239. #define RX_MSDU_START_RECEIVE_BANDWIDTH_MSB 52
  240. #define RX_MSDU_START_RECEIVE_BANDWIDTH_MASK 0x001c000000000000
  241. #define RX_MSDU_START_RECEPTION_TYPE_OFFSET 0x0000000000000010
  242. #define RX_MSDU_START_RECEPTION_TYPE_LSB 53
  243. #define RX_MSDU_START_RECEPTION_TYPE_MSB 55
  244. #define RX_MSDU_START_RECEPTION_TYPE_MASK 0x00e0000000000000
  245. #define RX_MSDU_START_MIMO_SS_BITMAP_OFFSET 0x0000000000000010
  246. #define RX_MSDU_START_MIMO_SS_BITMAP_LSB 56
  247. #define RX_MSDU_START_MIMO_SS_BITMAP_MSB 63
  248. #define RX_MSDU_START_MIMO_SS_BITMAP_MASK 0xff00000000000000
  249. #define RX_MSDU_START_PPDU_START_TIMESTAMP_31_0_OFFSET 0x0000000000000018
  250. #define RX_MSDU_START_PPDU_START_TIMESTAMP_31_0_LSB 0
  251. #define RX_MSDU_START_PPDU_START_TIMESTAMP_31_0_MSB 31
  252. #define RX_MSDU_START_PPDU_START_TIMESTAMP_31_0_MASK 0x00000000ffffffff
  253. #define RX_MSDU_START_PPDU_START_TIMESTAMP_63_32_OFFSET 0x0000000000000018
  254. #define RX_MSDU_START_PPDU_START_TIMESTAMP_63_32_LSB 32
  255. #define RX_MSDU_START_PPDU_START_TIMESTAMP_63_32_MSB 63
  256. #define RX_MSDU_START_PPDU_START_TIMESTAMP_63_32_MASK 0xffffffff00000000
  257. #define RX_MSDU_START_SW_PHY_META_DATA_OFFSET 0x0000000000000020
  258. #define RX_MSDU_START_SW_PHY_META_DATA_LSB 0
  259. #define RX_MSDU_START_SW_PHY_META_DATA_MSB 31
  260. #define RX_MSDU_START_SW_PHY_META_DATA_MASK 0x00000000ffffffff
  261. #define RX_MSDU_START_VLAN_CTAG_CI_OFFSET 0x0000000000000020
  262. #define RX_MSDU_START_VLAN_CTAG_CI_LSB 32
  263. #define RX_MSDU_START_VLAN_CTAG_CI_MSB 47
  264. #define RX_MSDU_START_VLAN_CTAG_CI_MASK 0x0000ffff00000000
  265. #define RX_MSDU_START_VLAN_STAG_CI_OFFSET 0x0000000000000020
  266. #define RX_MSDU_START_VLAN_STAG_CI_LSB 48
  267. #define RX_MSDU_START_VLAN_STAG_CI_MSB 63
  268. #define RX_MSDU_START_VLAN_STAG_CI_MASK 0xffff000000000000
  269. #endif