rx_mpdu_desc_info.h 7.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119
  1. /*
  2. * Copyright (c) 2022 Qualcomm Innovation Center, Inc. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #ifndef _RX_MPDU_DESC_INFO_H_
  19. #define _RX_MPDU_DESC_INFO_H_
  20. #if !defined(__ASSEMBLER__)
  21. #endif
  22. #define NUM_OF_DWORDS_RX_MPDU_DESC_INFO 2
  23. struct rx_mpdu_desc_info {
  24. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  25. uint32_t msdu_count : 8,
  26. fragment_flag : 1,
  27. mpdu_retry_bit : 1,
  28. ampdu_flag : 1,
  29. bar_frame : 1,
  30. pn_fields_contain_valid_info : 1,
  31. raw_mpdu : 1,
  32. more_fragment_flag : 1,
  33. src_info : 12,
  34. mpdu_qos_control_valid : 1,
  35. tid : 4;
  36. uint32_t peer_meta_data : 32;
  37. #else
  38. uint32_t tid : 4,
  39. mpdu_qos_control_valid : 1,
  40. src_info : 12,
  41. more_fragment_flag : 1,
  42. raw_mpdu : 1,
  43. pn_fields_contain_valid_info : 1,
  44. bar_frame : 1,
  45. ampdu_flag : 1,
  46. mpdu_retry_bit : 1,
  47. fragment_flag : 1,
  48. msdu_count : 8;
  49. uint32_t peer_meta_data : 32;
  50. #endif
  51. };
  52. #define RX_MPDU_DESC_INFO_MSDU_COUNT_OFFSET 0x00000000
  53. #define RX_MPDU_DESC_INFO_MSDU_COUNT_LSB 0
  54. #define RX_MPDU_DESC_INFO_MSDU_COUNT_MSB 7
  55. #define RX_MPDU_DESC_INFO_MSDU_COUNT_MASK 0x000000ff
  56. #define RX_MPDU_DESC_INFO_FRAGMENT_FLAG_OFFSET 0x00000000
  57. #define RX_MPDU_DESC_INFO_FRAGMENT_FLAG_LSB 8
  58. #define RX_MPDU_DESC_INFO_FRAGMENT_FLAG_MSB 8
  59. #define RX_MPDU_DESC_INFO_FRAGMENT_FLAG_MASK 0x00000100
  60. #define RX_MPDU_DESC_INFO_MPDU_RETRY_BIT_OFFSET 0x00000000
  61. #define RX_MPDU_DESC_INFO_MPDU_RETRY_BIT_LSB 9
  62. #define RX_MPDU_DESC_INFO_MPDU_RETRY_BIT_MSB 9
  63. #define RX_MPDU_DESC_INFO_MPDU_RETRY_BIT_MASK 0x00000200
  64. #define RX_MPDU_DESC_INFO_AMPDU_FLAG_OFFSET 0x00000000
  65. #define RX_MPDU_DESC_INFO_AMPDU_FLAG_LSB 10
  66. #define RX_MPDU_DESC_INFO_AMPDU_FLAG_MSB 10
  67. #define RX_MPDU_DESC_INFO_AMPDU_FLAG_MASK 0x00000400
  68. #define RX_MPDU_DESC_INFO_BAR_FRAME_OFFSET 0x00000000
  69. #define RX_MPDU_DESC_INFO_BAR_FRAME_LSB 11
  70. #define RX_MPDU_DESC_INFO_BAR_FRAME_MSB 11
  71. #define RX_MPDU_DESC_INFO_BAR_FRAME_MASK 0x00000800
  72. #define RX_MPDU_DESC_INFO_PN_FIELDS_CONTAIN_VALID_INFO_OFFSET 0x00000000
  73. #define RX_MPDU_DESC_INFO_PN_FIELDS_CONTAIN_VALID_INFO_LSB 12
  74. #define RX_MPDU_DESC_INFO_PN_FIELDS_CONTAIN_VALID_INFO_MSB 12
  75. #define RX_MPDU_DESC_INFO_PN_FIELDS_CONTAIN_VALID_INFO_MASK 0x00001000
  76. #define RX_MPDU_DESC_INFO_RAW_MPDU_OFFSET 0x00000000
  77. #define RX_MPDU_DESC_INFO_RAW_MPDU_LSB 13
  78. #define RX_MPDU_DESC_INFO_RAW_MPDU_MSB 13
  79. #define RX_MPDU_DESC_INFO_RAW_MPDU_MASK 0x00002000
  80. #define RX_MPDU_DESC_INFO_MORE_FRAGMENT_FLAG_OFFSET 0x00000000
  81. #define RX_MPDU_DESC_INFO_MORE_FRAGMENT_FLAG_LSB 14
  82. #define RX_MPDU_DESC_INFO_MORE_FRAGMENT_FLAG_MSB 14
  83. #define RX_MPDU_DESC_INFO_MORE_FRAGMENT_FLAG_MASK 0x00004000
  84. #define RX_MPDU_DESC_INFO_SRC_INFO_OFFSET 0x00000000
  85. #define RX_MPDU_DESC_INFO_SRC_INFO_LSB 15
  86. #define RX_MPDU_DESC_INFO_SRC_INFO_MSB 26
  87. #define RX_MPDU_DESC_INFO_SRC_INFO_MASK 0x07ff8000
  88. #define RX_MPDU_DESC_INFO_MPDU_QOS_CONTROL_VALID_OFFSET 0x00000000
  89. #define RX_MPDU_DESC_INFO_MPDU_QOS_CONTROL_VALID_LSB 27
  90. #define RX_MPDU_DESC_INFO_MPDU_QOS_CONTROL_VALID_MSB 27
  91. #define RX_MPDU_DESC_INFO_MPDU_QOS_CONTROL_VALID_MASK 0x08000000
  92. #define RX_MPDU_DESC_INFO_TID_OFFSET 0x00000000
  93. #define RX_MPDU_DESC_INFO_TID_LSB 28
  94. #define RX_MPDU_DESC_INFO_TID_MSB 31
  95. #define RX_MPDU_DESC_INFO_TID_MASK 0xf0000000
  96. #define RX_MPDU_DESC_INFO_PEER_META_DATA_OFFSET 0x00000004
  97. #define RX_MPDU_DESC_INFO_PEER_META_DATA_LSB 0
  98. #define RX_MPDU_DESC_INFO_PEER_META_DATA_MSB 31
  99. #define RX_MPDU_DESC_INFO_PEER_META_DATA_MASK 0xffffffff
  100. #endif