reo_entrance_ring.h 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258
  1. /*
  2. * Copyright (c) 2022 Qualcomm Innovation Center, Inc. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #ifndef _REO_ENTRANCE_RING_H_
  19. #define _REO_ENTRANCE_RING_H_
  20. #if !defined(__ASSEMBLER__)
  21. #endif
  22. #include "rx_mpdu_details.h"
  23. #define NUM_OF_DWORDS_REO_ENTRANCE_RING 8
  24. struct reo_entrance_ring {
  25. #ifndef WIFI_BIT_ORDER_BIG_ENDIAN
  26. struct rx_mpdu_details reo_level_mpdu_frame_info;
  27. uint32_t rx_reo_queue_desc_addr_31_0 : 32;
  28. uint32_t rx_reo_queue_desc_addr_39_32 : 8,
  29. rounded_mpdu_byte_count : 14,
  30. reo_destination_indication : 5,
  31. frameless_bar : 1,
  32. reserved_5a : 4;
  33. uint32_t rxdma_push_reason : 2,
  34. rxdma_error_code : 5,
  35. mpdu_fragment_number : 4,
  36. sw_exception : 1,
  37. sw_exception_mpdu_delink : 1,
  38. sw_exception_destination_ring_valid : 1,
  39. sw_exception_destination_ring : 5,
  40. mpdu_sequence_number : 12,
  41. reserved_6a : 1;
  42. uint32_t phy_ppdu_id : 16,
  43. src_link_id : 3,
  44. reserved_7a : 1,
  45. ring_id : 8,
  46. looping_count : 4;
  47. #else
  48. struct rx_mpdu_details reo_level_mpdu_frame_info;
  49. uint32_t rx_reo_queue_desc_addr_31_0 : 32;
  50. uint32_t reserved_5a : 4,
  51. frameless_bar : 1,
  52. reo_destination_indication : 5,
  53. rounded_mpdu_byte_count : 14,
  54. rx_reo_queue_desc_addr_39_32 : 8;
  55. uint32_t reserved_6a : 1,
  56. mpdu_sequence_number : 12,
  57. sw_exception_destination_ring : 5,
  58. sw_exception_destination_ring_valid : 1,
  59. sw_exception_mpdu_delink : 1,
  60. sw_exception : 1,
  61. mpdu_fragment_number : 4,
  62. rxdma_error_code : 5,
  63. rxdma_push_reason : 2;
  64. uint32_t looping_count : 4,
  65. ring_id : 8,
  66. reserved_7a : 1,
  67. src_link_id : 3,
  68. phy_ppdu_id : 16;
  69. #endif
  70. };
  71. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_MSDU_LINK_DESC_ADDR_INFO_BUFFER_ADDR_31_0_OFFSET 0x00000000
  72. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_MSDU_LINK_DESC_ADDR_INFO_BUFFER_ADDR_31_0_LSB 0
  73. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_MSDU_LINK_DESC_ADDR_INFO_BUFFER_ADDR_31_0_MSB 31
  74. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_MSDU_LINK_DESC_ADDR_INFO_BUFFER_ADDR_31_0_MASK 0xffffffff
  75. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_MSDU_LINK_DESC_ADDR_INFO_BUFFER_ADDR_39_32_OFFSET 0x00000004
  76. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_MSDU_LINK_DESC_ADDR_INFO_BUFFER_ADDR_39_32_LSB 0
  77. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_MSDU_LINK_DESC_ADDR_INFO_BUFFER_ADDR_39_32_MSB 7
  78. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_MSDU_LINK_DESC_ADDR_INFO_BUFFER_ADDR_39_32_MASK 0x000000ff
  79. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_MSDU_LINK_DESC_ADDR_INFO_RETURN_BUFFER_MANAGER_OFFSET 0x00000004
  80. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_MSDU_LINK_DESC_ADDR_INFO_RETURN_BUFFER_MANAGER_LSB 8
  81. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_MSDU_LINK_DESC_ADDR_INFO_RETURN_BUFFER_MANAGER_MSB 11
  82. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_MSDU_LINK_DESC_ADDR_INFO_RETURN_BUFFER_MANAGER_MASK 0x00000f00
  83. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_MSDU_LINK_DESC_ADDR_INFO_SW_BUFFER_COOKIE_OFFSET 0x00000004
  84. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_MSDU_LINK_DESC_ADDR_INFO_SW_BUFFER_COOKIE_LSB 12
  85. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_MSDU_LINK_DESC_ADDR_INFO_SW_BUFFER_COOKIE_MSB 31
  86. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_MSDU_LINK_DESC_ADDR_INFO_SW_BUFFER_COOKIE_MASK 0xfffff000
  87. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_MSDU_COUNT_OFFSET 0x00000008
  88. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_MSDU_COUNT_LSB 0
  89. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_MSDU_COUNT_MSB 7
  90. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_MSDU_COUNT_MASK 0x000000ff
  91. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_FRAGMENT_FLAG_OFFSET 0x00000008
  92. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_FRAGMENT_FLAG_LSB 8
  93. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_FRAGMENT_FLAG_MSB 8
  94. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_FRAGMENT_FLAG_MASK 0x00000100
  95. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_MPDU_RETRY_BIT_OFFSET 0x00000008
  96. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_MPDU_RETRY_BIT_LSB 9
  97. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_MPDU_RETRY_BIT_MSB 9
  98. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_MPDU_RETRY_BIT_MASK 0x00000200
  99. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_AMPDU_FLAG_OFFSET 0x00000008
  100. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_AMPDU_FLAG_LSB 10
  101. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_AMPDU_FLAG_MSB 10
  102. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_AMPDU_FLAG_MASK 0x00000400
  103. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_BAR_FRAME_OFFSET 0x00000008
  104. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_BAR_FRAME_LSB 11
  105. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_BAR_FRAME_MSB 11
  106. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_BAR_FRAME_MASK 0x00000800
  107. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_PN_FIELDS_CONTAIN_VALID_INFO_OFFSET 0x00000008
  108. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_PN_FIELDS_CONTAIN_VALID_INFO_LSB 12
  109. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_PN_FIELDS_CONTAIN_VALID_INFO_MSB 12
  110. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_PN_FIELDS_CONTAIN_VALID_INFO_MASK 0x00001000
  111. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_RAW_MPDU_OFFSET 0x00000008
  112. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_RAW_MPDU_LSB 13
  113. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_RAW_MPDU_MSB 13
  114. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_RAW_MPDU_MASK 0x00002000
  115. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_MORE_FRAGMENT_FLAG_OFFSET 0x00000008
  116. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_MORE_FRAGMENT_FLAG_LSB 14
  117. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_MORE_FRAGMENT_FLAG_MSB 14
  118. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_MORE_FRAGMENT_FLAG_MASK 0x00004000
  119. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_SRC_INFO_OFFSET 0x00000008
  120. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_SRC_INFO_LSB 15
  121. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_SRC_INFO_MSB 26
  122. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_SRC_INFO_MASK 0x07ff8000
  123. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_MPDU_QOS_CONTROL_VALID_OFFSET 0x00000008
  124. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_MPDU_QOS_CONTROL_VALID_LSB 27
  125. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_MPDU_QOS_CONTROL_VALID_MSB 27
  126. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_MPDU_QOS_CONTROL_VALID_MASK 0x08000000
  127. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_TID_OFFSET 0x00000008
  128. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_TID_LSB 28
  129. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_TID_MSB 31
  130. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_TID_MASK 0xf0000000
  131. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_PEER_META_DATA_OFFSET 0x0000000c
  132. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_PEER_META_DATA_LSB 0
  133. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_PEER_META_DATA_MSB 31
  134. #define REO_ENTRANCE_RING_REO_LEVEL_MPDU_FRAME_INFO_RX_MPDU_DESC_INFO_DETAILS_PEER_META_DATA_MASK 0xffffffff
  135. #define REO_ENTRANCE_RING_RX_REO_QUEUE_DESC_ADDR_31_0_OFFSET 0x00000010
  136. #define REO_ENTRANCE_RING_RX_REO_QUEUE_DESC_ADDR_31_0_LSB 0
  137. #define REO_ENTRANCE_RING_RX_REO_QUEUE_DESC_ADDR_31_0_MSB 31
  138. #define REO_ENTRANCE_RING_RX_REO_QUEUE_DESC_ADDR_31_0_MASK 0xffffffff
  139. #define REO_ENTRANCE_RING_RX_REO_QUEUE_DESC_ADDR_39_32_OFFSET 0x00000014
  140. #define REO_ENTRANCE_RING_RX_REO_QUEUE_DESC_ADDR_39_32_LSB 0
  141. #define REO_ENTRANCE_RING_RX_REO_QUEUE_DESC_ADDR_39_32_MSB 7
  142. #define REO_ENTRANCE_RING_RX_REO_QUEUE_DESC_ADDR_39_32_MASK 0x000000ff
  143. #define REO_ENTRANCE_RING_ROUNDED_MPDU_BYTE_COUNT_OFFSET 0x00000014
  144. #define REO_ENTRANCE_RING_ROUNDED_MPDU_BYTE_COUNT_LSB 8
  145. #define REO_ENTRANCE_RING_ROUNDED_MPDU_BYTE_COUNT_MSB 21
  146. #define REO_ENTRANCE_RING_ROUNDED_MPDU_BYTE_COUNT_MASK 0x003fff00
  147. #define REO_ENTRANCE_RING_REO_DESTINATION_INDICATION_OFFSET 0x00000014
  148. #define REO_ENTRANCE_RING_REO_DESTINATION_INDICATION_LSB 22
  149. #define REO_ENTRANCE_RING_REO_DESTINATION_INDICATION_MSB 26
  150. #define REO_ENTRANCE_RING_REO_DESTINATION_INDICATION_MASK 0x07c00000
  151. #define REO_ENTRANCE_RING_FRAMELESS_BAR_OFFSET 0x00000014
  152. #define REO_ENTRANCE_RING_FRAMELESS_BAR_LSB 27
  153. #define REO_ENTRANCE_RING_FRAMELESS_BAR_MSB 27
  154. #define REO_ENTRANCE_RING_FRAMELESS_BAR_MASK 0x08000000
  155. #define REO_ENTRANCE_RING_RESERVED_5A_OFFSET 0x00000014
  156. #define REO_ENTRANCE_RING_RESERVED_5A_LSB 28
  157. #define REO_ENTRANCE_RING_RESERVED_5A_MSB 31
  158. #define REO_ENTRANCE_RING_RESERVED_5A_MASK 0xf0000000
  159. #define REO_ENTRANCE_RING_RXDMA_PUSH_REASON_OFFSET 0x00000018
  160. #define REO_ENTRANCE_RING_RXDMA_PUSH_REASON_LSB 0
  161. #define REO_ENTRANCE_RING_RXDMA_PUSH_REASON_MSB 1
  162. #define REO_ENTRANCE_RING_RXDMA_PUSH_REASON_MASK 0x00000003
  163. #define REO_ENTRANCE_RING_RXDMA_ERROR_CODE_OFFSET 0x00000018
  164. #define REO_ENTRANCE_RING_RXDMA_ERROR_CODE_LSB 2
  165. #define REO_ENTRANCE_RING_RXDMA_ERROR_CODE_MSB 6
  166. #define REO_ENTRANCE_RING_RXDMA_ERROR_CODE_MASK 0x0000007c
  167. #define REO_ENTRANCE_RING_MPDU_FRAGMENT_NUMBER_OFFSET 0x00000018
  168. #define REO_ENTRANCE_RING_MPDU_FRAGMENT_NUMBER_LSB 7
  169. #define REO_ENTRANCE_RING_MPDU_FRAGMENT_NUMBER_MSB 10
  170. #define REO_ENTRANCE_RING_MPDU_FRAGMENT_NUMBER_MASK 0x00000780
  171. #define REO_ENTRANCE_RING_SW_EXCEPTION_OFFSET 0x00000018
  172. #define REO_ENTRANCE_RING_SW_EXCEPTION_LSB 11
  173. #define REO_ENTRANCE_RING_SW_EXCEPTION_MSB 11
  174. #define REO_ENTRANCE_RING_SW_EXCEPTION_MASK 0x00000800
  175. #define REO_ENTRANCE_RING_SW_EXCEPTION_MPDU_DELINK_OFFSET 0x00000018
  176. #define REO_ENTRANCE_RING_SW_EXCEPTION_MPDU_DELINK_LSB 12
  177. #define REO_ENTRANCE_RING_SW_EXCEPTION_MPDU_DELINK_MSB 12
  178. #define REO_ENTRANCE_RING_SW_EXCEPTION_MPDU_DELINK_MASK 0x00001000
  179. #define REO_ENTRANCE_RING_SW_EXCEPTION_DESTINATION_RING_VALID_OFFSET 0x00000018
  180. #define REO_ENTRANCE_RING_SW_EXCEPTION_DESTINATION_RING_VALID_LSB 13
  181. #define REO_ENTRANCE_RING_SW_EXCEPTION_DESTINATION_RING_VALID_MSB 13
  182. #define REO_ENTRANCE_RING_SW_EXCEPTION_DESTINATION_RING_VALID_MASK 0x00002000
  183. #define REO_ENTRANCE_RING_SW_EXCEPTION_DESTINATION_RING_OFFSET 0x00000018
  184. #define REO_ENTRANCE_RING_SW_EXCEPTION_DESTINATION_RING_LSB 14
  185. #define REO_ENTRANCE_RING_SW_EXCEPTION_DESTINATION_RING_MSB 18
  186. #define REO_ENTRANCE_RING_SW_EXCEPTION_DESTINATION_RING_MASK 0x0007c000
  187. #define REO_ENTRANCE_RING_MPDU_SEQUENCE_NUMBER_OFFSET 0x00000018
  188. #define REO_ENTRANCE_RING_MPDU_SEQUENCE_NUMBER_LSB 19
  189. #define REO_ENTRANCE_RING_MPDU_SEQUENCE_NUMBER_MSB 30
  190. #define REO_ENTRANCE_RING_MPDU_SEQUENCE_NUMBER_MASK 0x7ff80000
  191. #define REO_ENTRANCE_RING_RESERVED_6A_OFFSET 0x00000018
  192. #define REO_ENTRANCE_RING_RESERVED_6A_LSB 31
  193. #define REO_ENTRANCE_RING_RESERVED_6A_MSB 31
  194. #define REO_ENTRANCE_RING_RESERVED_6A_MASK 0x80000000
  195. #define REO_ENTRANCE_RING_PHY_PPDU_ID_OFFSET 0x0000001c
  196. #define REO_ENTRANCE_RING_PHY_PPDU_ID_LSB 0
  197. #define REO_ENTRANCE_RING_PHY_PPDU_ID_MSB 15
  198. #define REO_ENTRANCE_RING_PHY_PPDU_ID_MASK 0x0000ffff
  199. #define REO_ENTRANCE_RING_SRC_LINK_ID_OFFSET 0x0000001c
  200. #define REO_ENTRANCE_RING_SRC_LINK_ID_LSB 16
  201. #define REO_ENTRANCE_RING_SRC_LINK_ID_MSB 18
  202. #define REO_ENTRANCE_RING_SRC_LINK_ID_MASK 0x00070000
  203. #define REO_ENTRANCE_RING_RESERVED_7A_OFFSET 0x0000001c
  204. #define REO_ENTRANCE_RING_RESERVED_7A_LSB 19
  205. #define REO_ENTRANCE_RING_RESERVED_7A_MSB 19
  206. #define REO_ENTRANCE_RING_RESERVED_7A_MASK 0x00080000
  207. #define REO_ENTRANCE_RING_RING_ID_OFFSET 0x0000001c
  208. #define REO_ENTRANCE_RING_RING_ID_LSB 20
  209. #define REO_ENTRANCE_RING_RING_ID_MSB 27
  210. #define REO_ENTRANCE_RING_RING_ID_MASK 0x0ff00000
  211. #define REO_ENTRANCE_RING_LOOPING_COUNT_OFFSET 0x0000001c
  212. #define REO_ENTRANCE_RING_LOOPING_COUNT_LSB 28
  213. #define REO_ENTRANCE_RING_LOOPING_COUNT_MSB 31
  214. #define REO_ENTRANCE_RING_LOOPING_COUNT_MASK 0xf0000000
  215. #endif