dp_main.c 462 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338833983408341834283438344834583468347834883498350835183528353835483558356835783588359836083618362836383648365836683678368836983708371837283738374837583768377837883798380838183828383838483858386838783888389839083918392839383948395839683978398839984008401840284038404840584068407840884098410841184128413841484158416841784188419842084218422842384248425842684278428842984308431843284338434843584368437843884398440844184428443844484458446844784488449845084518452845384548455845684578458845984608461846284638464846584668467846884698470847184728473847484758476847784788479848084818482848384848485848684878488848984908491849284938494849584968497849884998500850185028503850485058506850785088509851085118512851385148515851685178518851985208521852285238524852585268527852885298530853185328533853485358536853785388539854085418542854385448545854685478548854985508551855285538554855585568557855885598560856185628563856485658566856785688569857085718572857385748575857685778578857985808581858285838584858585868587858885898590859185928593859485958596859785988599860086018602860386048605860686078608860986108611861286138614861586168617861886198620862186228623862486258626862786288629863086318632863386348635863686378638863986408641864286438644864586468647864886498650865186528653865486558656865786588659866086618662866386648665866686678668866986708671867286738674867586768677867886798680868186828683868486858686868786888689869086918692869386948695869686978698869987008701870287038704870587068707870887098710871187128713871487158716871787188719872087218722872387248725872687278728872987308731873287338734873587368737873887398740874187428743874487458746874787488749875087518752875387548755875687578758875987608761876287638764876587668767876887698770877187728773877487758776877787788779878087818782878387848785878687878788878987908791879287938794879587968797879887998800880188028803880488058806880788088809881088118812881388148815881688178818881988208821882288238824882588268827882888298830883188328833883488358836883788388839884088418842884388448845884688478848884988508851885288538854885588568857885888598860886188628863886488658866886788688869887088718872887388748875887688778878887988808881888288838884888588868887888888898890889188928893889488958896889788988899890089018902890389048905890689078908890989108911891289138914891589168917891889198920892189228923892489258926892789288929893089318932893389348935893689378938893989408941894289438944894589468947894889498950895189528953895489558956895789588959896089618962896389648965896689678968896989708971897289738974897589768977897889798980898189828983898489858986898789888989899089918992899389948995899689978998899990009001900290039004900590069007900890099010901190129013901490159016901790189019902090219022902390249025902690279028902990309031903290339034903590369037903890399040904190429043904490459046904790489049905090519052905390549055905690579058905990609061906290639064906590669067906890699070907190729073907490759076907790789079908090819082908390849085908690879088908990909091909290939094909590969097909890999100910191029103910491059106910791089109911091119112911391149115911691179118911991209121912291239124912591269127912891299130913191329133913491359136913791389139914091419142914391449145914691479148914991509151915291539154915591569157915891599160916191629163916491659166916791689169917091719172917391749175917691779178917991809181918291839184918591869187918891899190919191929193919491959196919791989199920092019202920392049205920692079208920992109211921292139214921592169217921892199220922192229223922492259226922792289229923092319232923392349235923692379238923992409241924292439244924592469247924892499250925192529253925492559256925792589259926092619262926392649265926692679268926992709271927292739274927592769277927892799280928192829283928492859286928792889289929092919292929392949295929692979298929993009301930293039304930593069307930893099310931193129313931493159316931793189319932093219322932393249325932693279328932993309331933293339334933593369337933893399340934193429343934493459346934793489349935093519352935393549355935693579358935993609361936293639364936593669367936893699370937193729373937493759376937793789379938093819382938393849385938693879388938993909391939293939394939593969397939893999400940194029403940494059406940794089409941094119412941394149415941694179418941994209421942294239424942594269427942894299430943194329433943494359436943794389439944094419442944394449445944694479448944994509451945294539454945594569457945894599460946194629463946494659466946794689469947094719472947394749475947694779478947994809481948294839484948594869487948894899490949194929493949494959496949794989499950095019502950395049505950695079508950995109511951295139514951595169517951895199520952195229523952495259526952795289529953095319532953395349535953695379538953995409541954295439544954595469547954895499550955195529553955495559556955795589559956095619562956395649565956695679568956995709571957295739574957595769577957895799580958195829583958495859586958795889589959095919592959395949595959695979598959996009601960296039604960596069607960896099610961196129613961496159616961796189619962096219622962396249625962696279628962996309631963296339634963596369637963896399640964196429643964496459646964796489649965096519652965396549655965696579658965996609661966296639664966596669667966896699670967196729673967496759676967796789679968096819682968396849685968696879688968996909691969296939694969596969697969896999700970197029703970497059706970797089709971097119712971397149715971697179718971997209721972297239724972597269727972897299730973197329733973497359736973797389739974097419742974397449745974697479748974997509751975297539754975597569757975897599760976197629763976497659766976797689769977097719772977397749775977697779778977997809781978297839784978597869787978897899790979197929793979497959796979797989799980098019802980398049805980698079808980998109811981298139814981598169817981898199820982198229823982498259826982798289829983098319832983398349835983698379838983998409841984298439844984598469847984898499850985198529853985498559856985798589859986098619862986398649865986698679868986998709871987298739874987598769877987898799880988198829883988498859886988798889889989098919892989398949895989698979898989999009901990299039904990599069907990899099910991199129913991499159916991799189919992099219922992399249925992699279928992999309931993299339934993599369937993899399940994199429943994499459946994799489949995099519952995399549955995699579958995999609961996299639964996599669967996899699970997199729973997499759976997799789979998099819982998399849985998699879988998999909991999299939994999599969997999899991000010001100021000310004100051000610007100081000910010100111001210013100141001510016100171001810019100201002110022100231002410025100261002710028100291003010031100321003310034100351003610037100381003910040100411004210043100441004510046100471004810049100501005110052100531005410055100561005710058100591006010061100621006310064100651006610067100681006910070100711007210073100741007510076100771007810079100801008110082100831008410085100861008710088100891009010091100921009310094100951009610097100981009910100101011010210103101041010510106101071010810109101101011110112101131011410115101161011710118101191012010121101221012310124101251012610127101281012910130101311013210133101341013510136101371013810139101401014110142101431014410145101461014710148101491015010151101521015310154101551015610157101581015910160101611016210163101641016510166101671016810169101701017110172101731017410175101761017710178101791018010181101821018310184101851018610187101881018910190101911019210193101941019510196101971019810199102001020110202102031020410205102061020710208102091021010211102121021310214102151021610217102181021910220102211022210223102241022510226102271022810229102301023110232102331023410235102361023710238102391024010241102421024310244102451024610247102481024910250102511025210253102541025510256102571025810259102601026110262102631026410265102661026710268102691027010271102721027310274102751027610277102781027910280102811028210283102841028510286102871028810289102901029110292102931029410295102961029710298102991030010301103021030310304103051030610307103081030910310103111031210313103141031510316103171031810319103201032110322103231032410325103261032710328103291033010331103321033310334103351033610337103381033910340103411034210343103441034510346103471034810349103501035110352103531035410355103561035710358103591036010361103621036310364103651036610367103681036910370103711037210373103741037510376103771037810379103801038110382103831038410385103861038710388103891039010391103921039310394103951039610397103981039910400104011040210403104041040510406104071040810409104101041110412104131041410415104161041710418104191042010421104221042310424104251042610427104281042910430104311043210433104341043510436104371043810439104401044110442104431044410445104461044710448104491045010451104521045310454104551045610457104581045910460104611046210463104641046510466104671046810469104701047110472104731047410475104761047710478104791048010481104821048310484104851048610487104881048910490104911049210493104941049510496104971049810499105001050110502105031050410505105061050710508105091051010511105121051310514105151051610517105181051910520105211052210523105241052510526105271052810529105301053110532105331053410535105361053710538105391054010541105421054310544105451054610547105481054910550105511055210553105541055510556105571055810559105601056110562105631056410565105661056710568105691057010571105721057310574105751057610577105781057910580105811058210583105841058510586105871058810589105901059110592105931059410595105961059710598105991060010601106021060310604106051060610607106081060910610106111061210613106141061510616106171061810619106201062110622106231062410625106261062710628106291063010631106321063310634106351063610637106381063910640106411064210643106441064510646106471064810649106501065110652106531065410655106561065710658106591066010661106621066310664106651066610667106681066910670106711067210673106741067510676106771067810679106801068110682106831068410685106861068710688106891069010691106921069310694106951069610697106981069910700107011070210703107041070510706107071070810709107101071110712107131071410715107161071710718107191072010721107221072310724107251072610727107281072910730107311073210733107341073510736107371073810739107401074110742107431074410745107461074710748107491075010751107521075310754107551075610757107581075910760107611076210763107641076510766107671076810769107701077110772107731077410775107761077710778107791078010781107821078310784107851078610787107881078910790107911079210793107941079510796107971079810799108001080110802108031080410805108061080710808108091081010811108121081310814108151081610817108181081910820108211082210823108241082510826108271082810829108301083110832108331083410835108361083710838108391084010841108421084310844108451084610847108481084910850108511085210853108541085510856108571085810859108601086110862108631086410865108661086710868108691087010871108721087310874108751087610877108781087910880108811088210883108841088510886108871088810889108901089110892108931089410895108961089710898108991090010901109021090310904109051090610907109081090910910109111091210913109141091510916109171091810919109201092110922109231092410925109261092710928109291093010931109321093310934109351093610937109381093910940109411094210943109441094510946109471094810949109501095110952109531095410955109561095710958109591096010961109621096310964109651096610967109681096910970109711097210973109741097510976109771097810979109801098110982109831098410985109861098710988109891099010991109921099310994109951099610997109981099911000110011100211003110041100511006110071100811009110101101111012110131101411015110161101711018110191102011021110221102311024110251102611027110281102911030110311103211033110341103511036110371103811039110401104111042110431104411045110461104711048110491105011051110521105311054110551105611057110581105911060110611106211063110641106511066110671106811069110701107111072110731107411075110761107711078110791108011081110821108311084110851108611087110881108911090110911109211093110941109511096110971109811099111001110111102111031110411105111061110711108111091111011111111121111311114111151111611117111181111911120111211112211123111241112511126111271112811129111301113111132111331113411135111361113711138111391114011141111421114311144111451114611147111481114911150111511115211153111541115511156111571115811159111601116111162111631116411165111661116711168111691117011171111721117311174111751117611177111781117911180111811118211183111841118511186111871118811189111901119111192111931119411195111961119711198111991120011201112021120311204112051120611207112081120911210112111121211213112141121511216112171121811219112201122111222112231122411225112261122711228112291123011231112321123311234112351123611237112381123911240112411124211243112441124511246112471124811249112501125111252112531125411255112561125711258112591126011261112621126311264112651126611267112681126911270112711127211273112741127511276112771127811279112801128111282112831128411285112861128711288112891129011291112921129311294112951129611297112981129911300113011130211303113041130511306113071130811309113101131111312113131131411315113161131711318113191132011321113221132311324113251132611327113281132911330113311133211333113341133511336113371133811339113401134111342113431134411345113461134711348113491135011351113521135311354113551135611357113581135911360113611136211363113641136511366113671136811369113701137111372113731137411375113761137711378113791138011381113821138311384113851138611387113881138911390113911139211393113941139511396113971139811399114001140111402114031140411405114061140711408114091141011411114121141311414114151141611417114181141911420114211142211423114241142511426114271142811429114301143111432114331143411435114361143711438114391144011441114421144311444114451144611447114481144911450114511145211453114541145511456114571145811459114601146111462114631146411465114661146711468114691147011471114721147311474114751147611477114781147911480114811148211483114841148511486114871148811489114901149111492114931149411495114961149711498114991150011501115021150311504115051150611507115081150911510115111151211513115141151511516115171151811519115201152111522115231152411525115261152711528115291153011531115321153311534115351153611537115381153911540115411154211543115441154511546115471154811549115501155111552115531155411555115561155711558115591156011561115621156311564115651156611567115681156911570115711157211573115741157511576115771157811579115801158111582115831158411585115861158711588115891159011591115921159311594115951159611597115981159911600116011160211603116041160511606116071160811609116101161111612116131161411615116161161711618116191162011621116221162311624116251162611627116281162911630116311163211633116341163511636116371163811639116401164111642116431164411645116461164711648116491165011651116521165311654116551165611657116581165911660116611166211663116641166511666116671166811669116701167111672116731167411675116761167711678116791168011681116821168311684116851168611687116881168911690116911169211693116941169511696116971169811699117001170111702117031170411705117061170711708117091171011711117121171311714117151171611717117181171911720117211172211723117241172511726117271172811729117301173111732117331173411735117361173711738117391174011741117421174311744117451174611747117481174911750117511175211753117541175511756117571175811759117601176111762117631176411765117661176711768117691177011771117721177311774117751177611777117781177911780117811178211783117841178511786117871178811789117901179111792117931179411795117961179711798117991180011801118021180311804118051180611807118081180911810118111181211813118141181511816118171181811819118201182111822118231182411825118261182711828118291183011831118321183311834118351183611837118381183911840118411184211843118441184511846118471184811849118501185111852118531185411855118561185711858118591186011861118621186311864118651186611867118681186911870118711187211873118741187511876118771187811879118801188111882118831188411885118861188711888118891189011891118921189311894118951189611897118981189911900119011190211903119041190511906119071190811909119101191111912119131191411915119161191711918119191192011921119221192311924119251192611927119281192911930119311193211933119341193511936119371193811939119401194111942119431194411945119461194711948119491195011951119521195311954119551195611957119581195911960119611196211963119641196511966119671196811969119701197111972119731197411975119761197711978119791198011981119821198311984119851198611987119881198911990119911199211993119941199511996119971199811999120001200112002120031200412005120061200712008120091201012011120121201312014120151201612017120181201912020120211202212023120241202512026120271202812029120301203112032120331203412035120361203712038120391204012041120421204312044120451204612047120481204912050120511205212053120541205512056120571205812059120601206112062120631206412065120661206712068120691207012071120721207312074120751207612077120781207912080120811208212083120841208512086120871208812089120901209112092120931209412095120961209712098120991210012101121021210312104121051210612107121081210912110121111211212113121141211512116121171211812119121201212112122121231212412125121261212712128121291213012131121321213312134121351213612137121381213912140121411214212143121441214512146121471214812149121501215112152121531215412155121561215712158121591216012161121621216312164121651216612167121681216912170121711217212173121741217512176121771217812179121801218112182121831218412185121861218712188121891219012191121921219312194121951219612197121981219912200122011220212203122041220512206122071220812209122101221112212122131221412215122161221712218122191222012221122221222312224122251222612227122281222912230122311223212233122341223512236122371223812239122401224112242122431224412245122461224712248122491225012251122521225312254122551225612257122581225912260122611226212263122641226512266122671226812269122701227112272122731227412275122761227712278122791228012281122821228312284122851228612287122881228912290122911229212293122941229512296122971229812299123001230112302123031230412305123061230712308123091231012311123121231312314123151231612317123181231912320123211232212323123241232512326123271232812329123301233112332123331233412335123361233712338123391234012341123421234312344123451234612347123481234912350123511235212353123541235512356123571235812359123601236112362123631236412365123661236712368123691237012371123721237312374123751237612377123781237912380123811238212383123841238512386123871238812389123901239112392123931239412395123961239712398123991240012401124021240312404124051240612407124081240912410124111241212413124141241512416124171241812419124201242112422124231242412425124261242712428124291243012431124321243312434124351243612437124381243912440124411244212443124441244512446124471244812449124501245112452124531245412455124561245712458124591246012461124621246312464124651246612467124681246912470124711247212473124741247512476124771247812479124801248112482124831248412485124861248712488124891249012491124921249312494124951249612497124981249912500125011250212503125041250512506125071250812509125101251112512125131251412515125161251712518125191252012521125221252312524125251252612527125281252912530125311253212533125341253512536125371253812539125401254112542125431254412545125461254712548125491255012551125521255312554125551255612557125581255912560125611256212563125641256512566125671256812569125701257112572125731257412575125761257712578125791258012581125821258312584125851258612587125881258912590125911259212593125941259512596125971259812599126001260112602126031260412605126061260712608126091261012611126121261312614126151261612617126181261912620126211262212623126241262512626126271262812629126301263112632126331263412635126361263712638126391264012641126421264312644126451264612647126481264912650126511265212653126541265512656126571265812659126601266112662126631266412665126661266712668126691267012671126721267312674126751267612677126781267912680126811268212683126841268512686126871268812689126901269112692126931269412695126961269712698126991270012701127021270312704127051270612707127081270912710127111271212713127141271512716127171271812719127201272112722127231272412725127261272712728127291273012731127321273312734127351273612737127381273912740127411274212743127441274512746127471274812749127501275112752127531275412755127561275712758127591276012761127621276312764127651276612767127681276912770127711277212773127741277512776127771277812779127801278112782127831278412785127861278712788127891279012791127921279312794127951279612797127981279912800128011280212803128041280512806128071280812809128101281112812128131281412815128161281712818128191282012821128221282312824128251282612827128281282912830128311283212833128341283512836128371283812839128401284112842128431284412845128461284712848128491285012851128521285312854128551285612857128581285912860128611286212863128641286512866128671286812869128701287112872128731287412875128761287712878128791288012881128821288312884128851288612887128881288912890128911289212893128941289512896128971289812899129001290112902129031290412905129061290712908129091291012911129121291312914129151291612917129181291912920129211292212923129241292512926129271292812929129301293112932129331293412935129361293712938129391294012941129421294312944129451294612947129481294912950129511295212953129541295512956129571295812959129601296112962129631296412965129661296712968129691297012971129721297312974129751297612977129781297912980129811298212983129841298512986129871298812989129901299112992129931299412995129961299712998129991300013001130021300313004130051300613007130081300913010130111301213013130141301513016130171301813019130201302113022130231302413025130261302713028130291303013031130321303313034130351303613037130381303913040130411304213043130441304513046130471304813049130501305113052130531305413055130561305713058130591306013061130621306313064130651306613067130681306913070130711307213073130741307513076130771307813079130801308113082130831308413085130861308713088130891309013091130921309313094130951309613097130981309913100131011310213103131041310513106131071310813109131101311113112131131311413115131161311713118131191312013121131221312313124131251312613127131281312913130131311313213133131341313513136131371313813139131401314113142131431314413145131461314713148131491315013151131521315313154131551315613157131581315913160131611316213163131641316513166131671316813169131701317113172131731317413175131761317713178131791318013181131821318313184131851318613187131881318913190131911319213193131941319513196131971319813199132001320113202132031320413205132061320713208132091321013211132121321313214132151321613217132181321913220132211322213223132241322513226132271322813229132301323113232132331323413235132361323713238132391324013241132421324313244132451324613247132481324913250132511325213253132541325513256132571325813259132601326113262132631326413265132661326713268132691327013271132721327313274132751327613277132781327913280132811328213283132841328513286132871328813289132901329113292132931329413295132961329713298132991330013301133021330313304133051330613307133081330913310133111331213313133141331513316133171331813319133201332113322133231332413325133261332713328133291333013331133321333313334133351333613337133381333913340133411334213343133441334513346133471334813349133501335113352133531335413355133561335713358133591336013361133621336313364133651336613367133681336913370133711337213373133741337513376133771337813379133801338113382133831338413385133861338713388133891339013391133921339313394133951339613397133981339913400134011340213403134041340513406134071340813409134101341113412134131341413415134161341713418134191342013421134221342313424134251342613427134281342913430134311343213433134341343513436134371343813439134401344113442134431344413445134461344713448134491345013451134521345313454134551345613457134581345913460134611346213463134641346513466134671346813469134701347113472134731347413475134761347713478134791348013481134821348313484134851348613487134881348913490134911349213493134941349513496134971349813499135001350113502135031350413505135061350713508135091351013511135121351313514135151351613517135181351913520135211352213523135241352513526135271352813529135301353113532135331353413535135361353713538135391354013541135421354313544135451354613547135481354913550135511355213553135541355513556135571355813559135601356113562135631356413565135661356713568135691357013571135721357313574135751357613577135781357913580135811358213583135841358513586135871358813589135901359113592135931359413595135961359713598135991360013601136021360313604136051360613607136081360913610136111361213613136141361513616136171361813619136201362113622136231362413625136261362713628136291363013631136321363313634136351363613637136381363913640136411364213643136441364513646136471364813649136501365113652136531365413655136561365713658136591366013661136621366313664136651366613667136681366913670136711367213673136741367513676136771367813679136801368113682136831368413685136861368713688136891369013691136921369313694136951369613697136981369913700137011370213703137041370513706137071370813709137101371113712137131371413715137161371713718137191372013721137221372313724137251372613727137281372913730137311373213733137341373513736137371373813739137401374113742137431374413745137461374713748137491375013751137521375313754137551375613757137581375913760137611376213763137641376513766137671376813769137701377113772137731377413775137761377713778137791378013781137821378313784137851378613787137881378913790137911379213793137941379513796137971379813799138001380113802138031380413805138061380713808138091381013811138121381313814138151381613817138181381913820138211382213823138241382513826138271382813829138301383113832138331383413835138361383713838138391384013841138421384313844138451384613847138481384913850138511385213853138541385513856138571385813859138601386113862138631386413865138661386713868138691387013871138721387313874138751387613877138781387913880138811388213883138841388513886138871388813889138901389113892138931389413895138961389713898138991390013901139021390313904139051390613907139081390913910139111391213913139141391513916139171391813919139201392113922139231392413925139261392713928139291393013931139321393313934139351393613937139381393913940139411394213943139441394513946139471394813949139501395113952139531395413955139561395713958139591396013961139621396313964139651396613967139681396913970139711397213973139741397513976139771397813979139801398113982139831398413985139861398713988139891399013991139921399313994139951399613997139981399914000140011400214003140041400514006140071400814009140101401114012140131401414015140161401714018140191402014021140221402314024140251402614027140281402914030140311403214033140341403514036140371403814039140401404114042140431404414045140461404714048140491405014051140521405314054140551405614057140581405914060140611406214063140641406514066140671406814069140701407114072140731407414075140761407714078140791408014081140821408314084140851408614087140881408914090140911409214093140941409514096140971409814099141001410114102141031410414105141061410714108141091411014111141121411314114141151411614117141181411914120141211412214123141241412514126141271412814129141301413114132141331413414135141361413714138141391414014141141421414314144141451414614147141481414914150141511415214153141541415514156141571415814159141601416114162141631416414165141661416714168141691417014171141721417314174141751417614177141781417914180141811418214183141841418514186141871418814189141901419114192141931419414195141961419714198141991420014201142021420314204142051420614207142081420914210142111421214213142141421514216142171421814219142201422114222142231422414225142261422714228142291423014231142321423314234142351423614237142381423914240142411424214243142441424514246142471424814249142501425114252142531425414255142561425714258142591426014261142621426314264142651426614267142681426914270142711427214273142741427514276142771427814279142801428114282142831428414285142861428714288142891429014291142921429314294142951429614297142981429914300143011430214303143041430514306143071430814309143101431114312143131431414315143161431714318143191432014321143221432314324143251432614327143281432914330143311433214333143341433514336143371433814339143401434114342143431434414345143461434714348143491435014351143521435314354143551435614357143581435914360143611436214363143641436514366143671436814369143701437114372143731437414375143761437714378143791438014381143821438314384143851438614387143881438914390143911439214393143941439514396143971439814399144001440114402144031440414405144061440714408144091441014411144121441314414144151441614417144181441914420144211442214423144241442514426144271442814429144301443114432144331443414435144361443714438144391444014441144421444314444144451444614447144481444914450144511445214453144541445514456144571445814459144601446114462144631446414465144661446714468144691447014471144721447314474144751447614477144781447914480144811448214483144841448514486144871448814489144901449114492144931449414495144961449714498144991450014501145021450314504145051450614507145081450914510145111451214513145141451514516145171451814519145201452114522145231452414525145261452714528145291453014531145321453314534145351453614537145381453914540145411454214543145441454514546145471454814549145501455114552145531455414555145561455714558145591456014561145621456314564145651456614567145681456914570145711457214573145741457514576145771457814579145801458114582145831458414585145861458714588145891459014591145921459314594145951459614597145981459914600146011460214603146041460514606146071460814609146101461114612146131461414615146161461714618146191462014621146221462314624146251462614627146281462914630146311463214633146341463514636146371463814639146401464114642146431464414645146461464714648146491465014651146521465314654146551465614657146581465914660146611466214663146641466514666146671466814669146701467114672146731467414675146761467714678146791468014681146821468314684146851468614687146881468914690146911469214693146941469514696146971469814699147001470114702147031470414705147061470714708147091471014711147121471314714147151471614717147181471914720147211472214723147241472514726147271472814729147301473114732147331473414735147361473714738147391474014741147421474314744147451474614747147481474914750147511475214753147541475514756147571475814759147601476114762147631476414765147661476714768147691477014771147721477314774147751477614777147781477914780147811478214783147841478514786147871478814789147901479114792147931479414795147961479714798147991480014801148021480314804148051480614807148081480914810148111481214813148141481514816148171481814819148201482114822148231482414825148261482714828148291483014831148321483314834148351483614837148381483914840148411484214843148441484514846148471484814849148501485114852148531485414855148561485714858148591486014861148621486314864148651486614867148681486914870148711487214873148741487514876148771487814879148801488114882148831488414885148861488714888148891489014891148921489314894148951489614897148981489914900149011490214903149041490514906149071490814909149101491114912149131491414915149161491714918149191492014921149221492314924149251492614927149281492914930149311493214933149341493514936149371493814939149401494114942149431494414945149461494714948149491495014951149521495314954149551495614957149581495914960149611496214963149641496514966149671496814969149701497114972149731497414975149761497714978149791498014981149821498314984149851498614987149881498914990149911499214993149941499514996149971499814999150001500115002150031500415005150061500715008150091501015011150121501315014150151501615017150181501915020150211502215023150241502515026150271502815029150301503115032150331503415035150361503715038150391504015041150421504315044150451504615047150481504915050150511505215053150541505515056150571505815059150601506115062150631506415065150661506715068150691507015071150721507315074150751507615077150781507915080150811508215083150841508515086150871508815089150901509115092150931509415095150961509715098150991510015101151021510315104151051510615107151081510915110151111511215113151141511515116151171511815119151201512115122151231512415125151261512715128151291513015131151321513315134151351513615137151381513915140151411514215143151441514515146151471514815149151501515115152151531515415155151561515715158151591516015161151621516315164151651516615167151681516915170151711517215173151741517515176151771517815179151801518115182151831518415185151861518715188151891519015191151921519315194151951519615197151981519915200152011520215203152041520515206152071520815209152101521115212152131521415215152161521715218152191522015221152221522315224152251522615227152281522915230152311523215233152341523515236152371523815239152401524115242152431524415245152461524715248152491525015251152521525315254152551525615257152581525915260152611526215263152641526515266152671526815269152701527115272152731527415275152761527715278152791528015281152821528315284152851528615287152881528915290152911529215293152941529515296152971529815299153001530115302153031530415305153061530715308153091531015311153121531315314153151531615317153181531915320153211532215323153241532515326153271532815329153301533115332153331533415335153361533715338153391534015341153421534315344153451534615347153481534915350153511535215353153541535515356153571535815359153601536115362153631536415365153661536715368153691537015371153721537315374153751537615377153781537915380153811538215383153841538515386153871538815389153901539115392153931539415395153961539715398153991540015401154021540315404154051540615407154081540915410154111541215413154141541515416154171541815419154201542115422154231542415425154261542715428154291543015431154321543315434154351543615437154381543915440154411544215443154441544515446154471544815449154501545115452154531545415455154561545715458154591546015461154621546315464154651546615467154681546915470154711547215473154741547515476154771547815479154801548115482154831548415485154861548715488154891549015491154921549315494154951549615497154981549915500155011550215503155041550515506155071550815509155101551115512155131551415515155161551715518155191552015521155221552315524155251552615527155281552915530155311553215533155341553515536155371553815539155401554115542155431554415545155461554715548155491555015551155521555315554155551555615557155581555915560155611556215563155641556515566155671556815569155701557115572155731557415575155761557715578155791558015581155821558315584155851558615587155881558915590155911559215593155941559515596155971559815599156001560115602156031560415605156061560715608156091561015611156121561315614156151561615617156181561915620156211562215623156241562515626156271562815629156301563115632156331563415635156361563715638156391564015641156421564315644156451564615647156481564915650156511565215653156541565515656156571565815659156601566115662156631566415665156661566715668156691567015671156721567315674156751567615677156781567915680156811568215683156841568515686156871568815689156901569115692156931569415695156961569715698156991570015701157021570315704157051570615707157081570915710157111571215713157141571515716157171571815719157201572115722157231572415725157261572715728157291573015731157321573315734157351573615737157381573915740157411574215743157441574515746157471574815749157501575115752157531575415755157561575715758157591576015761157621576315764157651576615767157681576915770157711577215773157741577515776157771577815779157801578115782157831578415785157861578715788157891579015791157921579315794157951579615797157981579915800158011580215803158041580515806158071580815809158101581115812158131581415815158161581715818158191582015821158221582315824158251582615827158281582915830158311583215833158341583515836158371583815839158401584115842158431584415845158461584715848158491585015851158521585315854158551585615857158581585915860158611586215863158641586515866158671586815869158701587115872158731587415875158761587715878158791588015881158821588315884158851588615887158881588915890158911589215893158941589515896158971589815899159001590115902159031590415905159061590715908159091591015911159121591315914159151591615917159181591915920159211592215923159241592515926159271592815929159301593115932159331593415935159361593715938159391594015941159421594315944159451594615947159481594915950159511595215953159541595515956159571595815959159601596115962159631596415965159661596715968159691597015971159721597315974159751597615977159781597915980159811598215983159841598515986159871598815989159901599115992159931599415995159961599715998159991600016001160021600316004160051600616007160081600916010160111601216013160141601516016160171601816019160201602116022160231602416025160261602716028160291603016031160321603316034160351603616037160381603916040160411604216043160441604516046160471604816049160501605116052160531605416055160561605716058160591606016061160621606316064160651606616067160681606916070160711607216073160741607516076160771607816079160801608116082160831608416085160861608716088160891609016091160921609316094160951609616097160981609916100161011610216103161041610516106161071610816109161101611116112161131611416115161161611716118161191612016121161221612316124161251612616127161281612916130161311613216133161341613516136161371613816139161401614116142161431614416145161461614716148161491615016151161521615316154161551615616157161581615916160161611616216163161641616516166161671616816169161701617116172161731617416175161761617716178161791618016181161821618316184161851618616187161881618916190161911619216193161941619516196161971619816199162001620116202162031620416205162061620716208162091621016211162121621316214162151621616217162181621916220162211622216223162241622516226162271622816229162301623116232162331623416235162361623716238162391624016241162421624316244162451624616247162481624916250162511625216253162541625516256162571625816259162601626116262162631626416265162661626716268162691627016271162721627316274162751627616277162781627916280162811628216283162841628516286162871628816289162901629116292162931629416295162961629716298162991630016301163021630316304163051630616307163081630916310163111631216313163141631516316163171631816319163201632116322163231632416325163261632716328163291633016331163321633316334163351633616337163381633916340163411634216343163441634516346163471634816349163501635116352163531635416355163561635716358163591636016361163621636316364163651636616367163681636916370163711637216373163741637516376163771637816379163801638116382163831638416385163861638716388163891639016391163921639316394163951639616397163981639916400164011640216403164041640516406164071640816409164101641116412164131641416415164161641716418164191642016421164221642316424164251642616427164281642916430164311643216433164341643516436164371643816439164401644116442164431644416445164461644716448164491645016451164521645316454164551645616457164581645916460164611646216463164641646516466164671646816469164701647116472164731647416475164761647716478164791648016481164821648316484164851648616487164881648916490164911649216493164941649516496164971649816499165001650116502165031650416505165061650716508165091651016511165121651316514165151651616517165181651916520165211652216523165241652516526165271652816529165301653116532165331653416535165361653716538165391654016541165421654316544165451654616547165481654916550165511655216553165541655516556165571655816559165601656116562165631656416565165661656716568165691657016571165721657316574165751657616577165781657916580165811658216583165841658516586165871658816589165901659116592165931659416595165961659716598165991660016601166021660316604166051660616607166081660916610166111661216613166141661516616166171661816619166201662116622166231662416625166261662716628166291663016631166321663316634166351663616637166381663916640166411664216643166441664516646166471664816649166501665116652166531665416655166561665716658166591666016661166621666316664166651666616667166681666916670166711667216673166741667516676166771667816679166801668116682166831668416685166861668716688166891669016691166921669316694166951669616697166981669916700167011670216703167041670516706167071670816709167101671116712167131671416715167161671716718167191672016721167221672316724167251672616727167281672916730167311673216733167341673516736167371673816739167401674116742167431674416745167461674716748167491675016751167521675316754167551675616757167581675916760167611676216763167641676516766167671676816769167701677116772167731677416775167761677716778167791678016781167821678316784167851678616787167881678916790167911679216793167941679516796167971679816799168001680116802168031680416805168061680716808168091681016811168121681316814168151681616817168181681916820168211682216823168241682516826168271682816829168301683116832168331683416835168361683716838168391684016841168421684316844168451684616847168481684916850168511685216853168541685516856168571685816859168601686116862168631686416865168661686716868168691687016871168721687316874168751687616877168781687916880168811688216883168841688516886168871688816889168901689116892168931689416895168961689716898168991690016901169021690316904169051690616907169081690916910169111691216913169141691516916169171691816919169201692116922169231692416925169261692716928169291693016931169321693316934169351693616937169381693916940169411694216943169441694516946169471694816949169501695116952169531695416955169561695716958169591696016961169621696316964169651696616967169681696916970169711697216973169741697516976169771697816979169801698116982169831698416985169861698716988169891699016991169921699316994169951699616997169981699917000170011700217003170041700517006170071700817009170101701117012170131701417015170161701717018170191702017021170221702317024170251702617027170281702917030170311703217033170341703517036170371703817039170401704117042170431704417045170461704717048170491705017051170521705317054170551705617057170581705917060170611706217063170641706517066170671706817069170701707117072170731707417075170761707717078170791708017081170821708317084170851708617087170881708917090170911709217093170941709517096170971709817099171001710117102171031710417105171061710717108171091711017111171121711317114171151711617117171181711917120171211712217123171241712517126171271712817129171301713117132171331713417135171361713717138171391714017141171421714317144171451714617147171481714917150171511715217153171541715517156171571715817159171601716117162171631716417165171661716717168171691717017171171721717317174171751717617177171781717917180171811718217183171841718517186171871718817189171901719117192171931719417195171961719717198171991720017201172021720317204172051720617207172081720917210172111721217213172141721517216172171721817219172201722117222172231722417225172261722717228172291723017231172321723317234172351723617237172381723917240172411724217243172441724517246172471724817249172501725117252172531725417255172561725717258172591726017261172621726317264172651726617267172681726917270172711727217273172741727517276172771727817279172801728117282172831728417285172861728717288172891729017291172921729317294172951729617297172981729917300173011730217303173041730517306173071730817309173101731117312173131731417315173161731717318173191732017321173221732317324173251732617327173281732917330173311733217333173341733517336173371733817339173401734117342173431734417345173461734717348173491735017351173521735317354173551735617357173581735917360173611736217363173641736517366173671736817369173701737117372173731737417375173761737717378173791738017381173821738317384173851738617387173881738917390173911739217393173941739517396173971739817399174001740117402174031740417405174061740717408
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include <wlan_ipa_obj_mgmt_api.h>
  20. #include <qdf_types.h>
  21. #include <qdf_lock.h>
  22. #include <qdf_net_types.h>
  23. #include <qdf_lro.h>
  24. #include <qdf_module.h>
  25. #include <hal_hw_headers.h>
  26. #include <hal_api.h>
  27. #include <hif.h>
  28. #include <htt.h>
  29. #include <wdi_event.h>
  30. #include <queue.h>
  31. #include "dp_types.h"
  32. #include "dp_internal.h"
  33. #include "dp_tx.h"
  34. #include "dp_tx_desc.h"
  35. #include "dp_rx.h"
  36. #ifdef DP_RATETABLE_SUPPORT
  37. #include "dp_ratetable.h"
  38. #endif
  39. #include <cdp_txrx_handle.h>
  40. #include <wlan_cfg.h>
  41. #include <wlan_utility.h>
  42. #include "cdp_txrx_cmn_struct.h"
  43. #include "cdp_txrx_stats_struct.h"
  44. #include "cdp_txrx_cmn_reg.h"
  45. #include <qdf_util.h>
  46. #include "dp_peer.h"
  47. #include "htt_stats.h"
  48. #include "dp_htt.h"
  49. #ifdef WLAN_SUPPORT_RX_FISA
  50. #include <wlan_dp_fisa_rx.h>
  51. #endif
  52. #include "htt_ppdu_stats.h"
  53. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  54. #include "cfg_ucfg_api.h"
  55. #include <wlan_module_ids.h>
  56. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  57. #include "cdp_txrx_flow_ctrl_v2.h"
  58. #else
  59. static inline void
  60. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  61. {
  62. return;
  63. }
  64. #endif
  65. #ifdef WIFI_MONITOR_SUPPORT
  66. #include <dp_mon.h>
  67. #endif
  68. #include "dp_ipa.h"
  69. #ifdef FEATURE_WDS
  70. #include "dp_txrx_wds.h"
  71. #endif
  72. #ifdef WLAN_SUPPORT_MSCS
  73. #include "dp_mscs.h"
  74. #endif
  75. #ifdef WLAN_SUPPORT_MESH_LATENCY
  76. #include "dp_mesh_latency.h"
  77. #endif
  78. #ifdef WLAN_SUPPORT_SCS
  79. #include "dp_scs.h"
  80. #endif
  81. #ifdef ATH_SUPPORT_IQUE
  82. #include "dp_txrx_me.h"
  83. #endif
  84. #if defined(DP_CON_MON)
  85. #ifndef REMOVE_PKT_LOG
  86. #include <pktlog_ac_api.h>
  87. #include <pktlog_ac.h>
  88. #endif
  89. #endif
  90. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  91. #include <wlan_dp_swlm.h>
  92. #endif
  93. #ifdef CONFIG_SAWF_DEF_QUEUES
  94. #include "dp_sawf.h"
  95. #endif
  96. #ifdef WLAN_FEATURE_PEER_TXQ_FLUSH_CONF
  97. #include <target_if_dp.h>
  98. #endif
  99. #ifdef WLAN_FEATURE_STATS_EXT
  100. #define INIT_RX_HW_STATS_LOCK(_soc) \
  101. qdf_spinlock_create(&(_soc)->rx_hw_stats_lock)
  102. #define DEINIT_RX_HW_STATS_LOCK(_soc) \
  103. qdf_spinlock_destroy(&(_soc)->rx_hw_stats_lock)
  104. #else
  105. #define INIT_RX_HW_STATS_LOCK(_soc) /* no op */
  106. #define DEINIT_RX_HW_STATS_LOCK(_soc) /* no op */
  107. #endif
  108. #if defined(DP_PEER_EXTENDED_API) || defined(WLAN_DP_PENDING_MEM_FLUSH)
  109. #define SET_PEER_REF_CNT_ONE(_peer) \
  110. qdf_atomic_set(&(_peer)->ref_cnt, 1)
  111. #else
  112. #define SET_PEER_REF_CNT_ONE(_peer)
  113. #endif
  114. #ifdef WLAN_SYSFS_DP_STATS
  115. /* sysfs event wait time for firmware stat request unit milliseconds */
  116. #define WLAN_SYSFS_STAT_REQ_WAIT_MS 3000
  117. #endif
  118. #ifdef QCA_DP_ENABLE_TX_COMP_RING4
  119. #define TXCOMP_RING4_NUM 3
  120. #else
  121. #define TXCOMP_RING4_NUM WBM2SW_TXCOMP_RING4_NUM
  122. #endif
  123. #ifdef QCA_DP_TX_FW_METADATA_V2
  124. #define DP_TX_TCL_METADATA_PDEV_ID_SET(_var, _val) \
  125. HTT_TX_TCL_METADATA_V2_PDEV_ID_SET(_var, _val)
  126. #else
  127. #define DP_TX_TCL_METADATA_PDEV_ID_SET(_var, _val) \
  128. HTT_TX_TCL_METADATA_PDEV_ID_SET(_var, _val)
  129. #endif
  130. QDF_COMPILE_TIME_ASSERT(max_rx_rings_check,
  131. MAX_REO_DEST_RINGS == CDP_MAX_RX_RINGS);
  132. QDF_COMPILE_TIME_ASSERT(max_tx_rings_check,
  133. MAX_TCL_DATA_RINGS == CDP_MAX_TX_COMP_RINGS);
  134. #define dp_init_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_INIT, params)
  135. #define dp_init_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_INIT, params)
  136. #define dp_init_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_INIT, params)
  137. #define dp_init_info(params...) \
  138. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_INIT, ## params)
  139. #define dp_init_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_INIT, params)
  140. #define dp_vdev_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_VDEV, params)
  141. #define dp_vdev_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_VDEV, params)
  142. #define dp_vdev_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_VDEV, params)
  143. #define dp_vdev_info(params...) \
  144. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_VDEV, ## params)
  145. #define dp_vdev_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_VDEV, params)
  146. void dp_configure_arch_ops(struct dp_soc *soc);
  147. qdf_size_t dp_get_soc_context_size(uint16_t device_id);
  148. /*
  149. * The max size of cdp_peer_stats_param_t is limited to 16 bytes.
  150. * If the buffer size is exceeding this size limit,
  151. * dp_txrx_get_peer_stats is to be used instead.
  152. */
  153. QDF_COMPILE_TIME_ASSERT(cdp_peer_stats_param_t_max_size,
  154. (sizeof(cdp_peer_stats_param_t) <= 16));
  155. #ifdef WLAN_FEATURE_DP_EVENT_HISTORY
  156. /*
  157. * If WLAN_CFG_INT_NUM_CONTEXTS is changed, HIF_NUM_INT_CONTEXTS
  158. * also should be updated accordingly
  159. */
  160. QDF_COMPILE_TIME_ASSERT(num_intr_grps,
  161. HIF_NUM_INT_CONTEXTS == WLAN_CFG_INT_NUM_CONTEXTS);
  162. /*
  163. * HIF_EVENT_HIST_MAX should always be power of 2
  164. */
  165. QDF_COMPILE_TIME_ASSERT(hif_event_history_size,
  166. (HIF_EVENT_HIST_MAX & (HIF_EVENT_HIST_MAX - 1)) == 0);
  167. #endif /* WLAN_FEATURE_DP_EVENT_HISTORY */
  168. /*
  169. * If WLAN_CFG_INT_NUM_CONTEXTS is changed,
  170. * WLAN_CFG_INT_NUM_CONTEXTS_MAX should also be updated
  171. */
  172. QDF_COMPILE_TIME_ASSERT(wlan_cfg_num_int_ctxs,
  173. WLAN_CFG_INT_NUM_CONTEXTS_MAX >=
  174. WLAN_CFG_INT_NUM_CONTEXTS);
  175. static QDF_STATUS dp_sysfs_deinitialize_stats(struct dp_soc *soc_hdl);
  176. static QDF_STATUS dp_sysfs_initialize_stats(struct dp_soc *soc_hdl);
  177. static void dp_pdev_srng_deinit(struct dp_pdev *pdev);
  178. static QDF_STATUS dp_pdev_srng_init(struct dp_pdev *pdev);
  179. static void dp_pdev_srng_free(struct dp_pdev *pdev);
  180. static QDF_STATUS dp_pdev_srng_alloc(struct dp_pdev *pdev);
  181. static void dp_soc_srng_deinit(struct dp_soc *soc);
  182. static QDF_STATUS dp_soc_srng_init(struct dp_soc *soc);
  183. static void dp_soc_srng_free(struct dp_soc *soc);
  184. static QDF_STATUS dp_soc_srng_alloc(struct dp_soc *soc);
  185. static void dp_soc_cfg_init(struct dp_soc *soc);
  186. static void dp_soc_cfg_attach(struct dp_soc *soc);
  187. static inline
  188. QDF_STATUS dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  189. struct cdp_pdev_attach_params *params);
  190. static int dp_pdev_post_attach_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id);
  191. static QDF_STATUS
  192. dp_pdev_init_wifi3(struct cdp_soc_t *txrx_soc,
  193. HTC_HANDLE htc_handle,
  194. qdf_device_t qdf_osdev,
  195. uint8_t pdev_id);
  196. static QDF_STATUS
  197. dp_pdev_deinit_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id, int force);
  198. static void dp_soc_detach_wifi3(struct cdp_soc_t *txrx_soc);
  199. static void dp_soc_deinit_wifi3(struct cdp_soc_t *txrx_soc);
  200. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  201. static QDF_STATUS dp_pdev_detach_wifi3(struct cdp_soc_t *psoc,
  202. uint8_t pdev_id,
  203. int force);
  204. static struct dp_soc *
  205. dp_soc_attach(struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  206. struct cdp_soc_attach_params *params);
  207. static inline QDF_STATUS dp_peer_create_wifi3(struct cdp_soc_t *soc_hdl,
  208. uint8_t vdev_id,
  209. uint8_t *peer_mac_addr,
  210. enum cdp_peer_type peer_type);
  211. static QDF_STATUS dp_peer_delete_wifi3(struct cdp_soc_t *soc_hdl,
  212. uint8_t vdev_id,
  213. uint8_t *peer_mac, uint32_t bitmap,
  214. enum cdp_peer_type peer_type);
  215. static void dp_vdev_flush_peers(struct cdp_vdev *vdev_handle,
  216. bool unmap_only,
  217. bool mlo_peers_only);
  218. #ifdef ENABLE_VERBOSE_DEBUG
  219. bool is_dp_verbose_debug_enabled;
  220. #endif
  221. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  222. static bool dp_get_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id);
  223. static void dp_set_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  224. bool enable);
  225. static inline void
  226. dp_get_cfr_dbg_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  227. struct cdp_cfr_rcc_stats *cfr_rcc_stats);
  228. static inline void
  229. dp_clear_cfr_dbg_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id);
  230. #endif
  231. static QDF_STATUS dp_init_tx_ring_pair_by_index(struct dp_soc *soc,
  232. uint8_t index);
  233. static void dp_deinit_tx_pair_by_index(struct dp_soc *soc, int index);
  234. static void dp_free_tx_ring_pair_by_index(struct dp_soc *soc, uint8_t index);
  235. static QDF_STATUS dp_alloc_tx_ring_pair_by_index(struct dp_soc *soc,
  236. uint8_t index);
  237. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc,
  238. enum hal_ring_type ring_type,
  239. int ring_num);
  240. #ifdef DP_UMAC_HW_RESET_SUPPORT
  241. static QDF_STATUS dp_umac_reset_handle_pre_reset(struct dp_soc *soc);
  242. static QDF_STATUS dp_umac_reset_handle_post_reset(struct dp_soc *soc);
  243. static QDF_STATUS dp_umac_reset_handle_post_reset_complete(struct dp_soc *soc);
  244. #endif
  245. #define DP_INTR_POLL_TIMER_MS 5
  246. #define MON_VDEV_TIMER_INIT 0x1
  247. #define MON_VDEV_TIMER_RUNNING 0x2
  248. #define DP_MCS_LENGTH (6*MAX_MCS)
  249. #define DP_CURR_FW_STATS_AVAIL 19
  250. #define DP_HTT_DBG_EXT_STATS_MAX 256
  251. #define DP_MAX_SLEEP_TIME 100
  252. #ifndef QCA_WIFI_3_0_EMU
  253. #define SUSPEND_DRAIN_WAIT 500
  254. #else
  255. #define SUSPEND_DRAIN_WAIT 3000
  256. #endif
  257. #ifdef IPA_OFFLOAD
  258. /* Exclude IPA rings from the interrupt context */
  259. #define TX_RING_MASK_VAL 0xb
  260. #define RX_RING_MASK_VAL 0x7
  261. #else
  262. #define TX_RING_MASK_VAL 0xF
  263. #define RX_RING_MASK_VAL 0xF
  264. #endif
  265. #define STR_MAXLEN 64
  266. #define RNG_ERR "SRNG setup failed for"
  267. /*
  268. * default_dscp_tid_map - Default DSCP-TID mapping
  269. *
  270. * DSCP TID
  271. * 000000 0
  272. * 001000 1
  273. * 010000 2
  274. * 011000 3
  275. * 100000 4
  276. * 101000 5
  277. * 110000 6
  278. * 111000 7
  279. */
  280. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  281. 0, 0, 0, 0, 0, 0, 0, 0,
  282. 1, 1, 1, 1, 1, 1, 1, 1,
  283. 2, 2, 2, 2, 2, 2, 2, 2,
  284. 3, 3, 3, 3, 3, 3, 3, 3,
  285. 4, 4, 4, 4, 4, 4, 4, 4,
  286. 5, 5, 5, 5, 5, 5, 5, 5,
  287. 6, 6, 6, 6, 6, 6, 6, 6,
  288. 7, 7, 7, 7, 7, 7, 7, 7,
  289. };
  290. /*
  291. * default_pcp_tid_map - Default PCP-TID mapping
  292. *
  293. * PCP TID
  294. * 000 0
  295. * 001 1
  296. * 010 2
  297. * 011 3
  298. * 100 4
  299. * 101 5
  300. * 110 6
  301. * 111 7
  302. */
  303. static uint8_t default_pcp_tid_map[PCP_TID_MAP_MAX] = {
  304. 0, 1, 2, 3, 4, 5, 6, 7,
  305. };
  306. /*
  307. * Cpu to tx ring map
  308. */
  309. uint8_t
  310. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS_MAX] = {
  311. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  312. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  313. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  314. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  315. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3},
  316. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  317. {0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1}
  318. #endif
  319. };
  320. qdf_export_symbol(dp_cpu_ring_map);
  321. /**
  322. * enum dp_stats_type - Select the type of statistics
  323. * @STATS_FW: Firmware-based statistic
  324. * @STATS_HOST: Host-based statistic
  325. * @STATS_TYPE_MAX: maximum enumeration
  326. */
  327. enum dp_stats_type {
  328. STATS_FW = 0,
  329. STATS_HOST = 1,
  330. STATS_TYPE_MAX = 2,
  331. };
  332. /**
  333. * enum dp_fw_stats - General Firmware statistics options
  334. * @TXRX_FW_STATS_INVALID: statistic is not available
  335. */
  336. enum dp_fw_stats {
  337. TXRX_FW_STATS_INVALID = -1,
  338. };
  339. /*
  340. * dp_stats_mapping_table - Firmware and Host statistics
  341. * currently supported
  342. */
  343. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  344. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  345. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  346. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  347. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  348. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  349. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  350. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  351. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  352. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  353. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  354. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  355. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  356. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  357. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  358. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  359. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  360. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  361. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  362. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  363. /* Last ENUM for HTT FW STATS */
  364. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  365. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  366. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  367. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  368. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  369. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  370. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  371. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  372. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  373. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  374. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  375. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  376. {TXRX_FW_STATS_INVALID, TXRX_NAPI_STATS},
  377. {TXRX_FW_STATS_INVALID, TXRX_SOC_INTERRUPT_STATS},
  378. {TXRX_FW_STATS_INVALID, TXRX_SOC_FSE_STATS},
  379. {TXRX_FW_STATS_INVALID, TXRX_HAL_REG_WRITE_STATS},
  380. {TXRX_FW_STATS_INVALID, TXRX_SOC_REO_HW_DESC_DUMP},
  381. {TXRX_FW_STATS_INVALID, TXRX_SOC_WBM_IDLE_HPTP_DUMP},
  382. {TXRX_FW_STATS_INVALID, TXRX_SRNG_USAGE_WM_STATS},
  383. {HTT_DBG_EXT_STATS_PDEV_RX_RATE_EXT, TXRX_HOST_STATS_INVALID},
  384. {HTT_DBG_EXT_STATS_TX_SOUNDING_INFO, TXRX_HOST_STATS_INVALID}
  385. };
  386. /* MCL specific functions */
  387. #if defined(DP_CON_MON)
  388. #ifdef DP_CON_MON_MSI_ENABLED
  389. /**
  390. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  391. * @soc: pointer to dp_soc handle
  392. * @intr_ctx_num: interrupt context number for which mon mask is needed
  393. *
  394. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  395. * This function is returning 0, since in interrupt mode(softirq based RX),
  396. * we donot want to process monitor mode rings in a softirq.
  397. *
  398. * So, in case packet log is enabled for SAP/STA/P2P modes,
  399. * regular interrupt processing will not process monitor mode rings. It would be
  400. * done in a separate timer context.
  401. *
  402. * Return: 0
  403. */
  404. static inline uint32_t
  405. dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  406. {
  407. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  408. }
  409. #else
  410. /**
  411. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  412. * @soc: pointer to dp_soc handle
  413. * @intr_ctx_num: interrupt context number for which mon mask is needed
  414. *
  415. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  416. * This function is returning 0, since in interrupt mode(softirq based RX),
  417. * we donot want to process monitor mode rings in a softirq.
  418. *
  419. * So, in case packet log is enabled for SAP/STA/P2P modes,
  420. * regular interrupt processing will not process monitor mode rings. It would be
  421. * done in a separate timer context.
  422. *
  423. * Return: 0
  424. */
  425. static inline uint32_t
  426. dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  427. {
  428. return 0;
  429. }
  430. #endif
  431. #ifdef IPA_OFFLOAD
  432. /**
  433. * dp_get_num_rx_contexts() - get number of RX contexts
  434. * @soc_hdl: cdp opaque soc handle
  435. *
  436. * Return: number of RX contexts
  437. */
  438. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  439. {
  440. int num_rx_contexts;
  441. uint32_t reo_ring_map;
  442. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  443. reo_ring_map = wlan_cfg_get_reo_rings_mapping(soc->wlan_cfg_ctx);
  444. switch (soc->arch_id) {
  445. case CDP_ARCH_TYPE_BE:
  446. /* 2 REO rings are used for IPA */
  447. reo_ring_map &= ~(BIT(3) | BIT(7));
  448. break;
  449. case CDP_ARCH_TYPE_LI:
  450. /* 1 REO ring is used for IPA */
  451. reo_ring_map &= ~BIT(3);
  452. break;
  453. default:
  454. dp_err("unknown arch_id 0x%x", soc->arch_id);
  455. QDF_BUG(0);
  456. }
  457. /*
  458. * qdf_get_hweight32 prefer over qdf_get_hweight8 in case map is scaled
  459. * in future
  460. */
  461. num_rx_contexts = qdf_get_hweight32(reo_ring_map);
  462. return num_rx_contexts;
  463. }
  464. #else
  465. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  466. {
  467. int num_rx_contexts;
  468. uint32_t reo_config;
  469. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  470. reo_config = wlan_cfg_get_reo_rings_mapping(soc->wlan_cfg_ctx);
  471. /*
  472. * qdf_get_hweight32 prefer over qdf_get_hweight8 in case map is scaled
  473. * in future
  474. */
  475. num_rx_contexts = qdf_get_hweight32(reo_config);
  476. return num_rx_contexts;
  477. }
  478. #endif
  479. #else
  480. /**
  481. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  482. * @soc: pointer to dp_soc handle
  483. * @intr_ctx_num: interrupt context number for which mon mask is needed
  484. *
  485. * Return: mon mask value
  486. */
  487. static inline
  488. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  489. {
  490. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  491. }
  492. void dp_soc_reset_mon_intr_mask(struct dp_soc *soc)
  493. {
  494. int i;
  495. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  496. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  497. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  498. }
  499. }
  500. qdf_export_symbol(dp_soc_reset_mon_intr_mask);
  501. /**
  502. * dp_service_lmac_rings()- timer to reap lmac rings
  503. * @arg: SoC Handle
  504. *
  505. * Return:
  506. *
  507. */
  508. static void dp_service_lmac_rings(void *arg)
  509. {
  510. struct dp_soc *soc = (struct dp_soc *)arg;
  511. int ring = 0, i;
  512. struct dp_pdev *pdev = NULL;
  513. union dp_rx_desc_list_elem_t *desc_list = NULL;
  514. union dp_rx_desc_list_elem_t *tail = NULL;
  515. /* Process LMAC interrupts */
  516. for (ring = 0 ; ring < MAX_NUM_LMAC_HW; ring++) {
  517. int mac_for_pdev = ring;
  518. struct dp_srng *rx_refill_buf_ring;
  519. pdev = dp_get_pdev_for_lmac_id(soc, mac_for_pdev);
  520. if (!pdev)
  521. continue;
  522. rx_refill_buf_ring = &soc->rx_refill_buf_ring[mac_for_pdev];
  523. dp_monitor_process(soc, NULL, mac_for_pdev,
  524. QCA_NAPI_BUDGET);
  525. for (i = 0;
  526. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  527. dp_rxdma_err_process(&soc->intr_ctx[i], soc,
  528. mac_for_pdev,
  529. QCA_NAPI_BUDGET);
  530. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF,
  531. mac_for_pdev))
  532. dp_rx_buffers_replenish(soc, mac_for_pdev,
  533. rx_refill_buf_ring,
  534. &soc->rx_desc_buf[mac_for_pdev],
  535. 0, &desc_list, &tail, false);
  536. }
  537. qdf_timer_mod(&soc->lmac_reap_timer, DP_INTR_POLL_TIMER_MS);
  538. }
  539. #endif
  540. #ifdef FEATURE_MEC
  541. void dp_peer_mec_flush_entries(struct dp_soc *soc)
  542. {
  543. unsigned int index;
  544. struct dp_mec_entry *mecentry, *mecentry_next;
  545. TAILQ_HEAD(, dp_mec_entry) free_list;
  546. TAILQ_INIT(&free_list);
  547. if (!soc->mec_hash.mask)
  548. return;
  549. if (!soc->mec_hash.bins)
  550. return;
  551. if (!qdf_atomic_read(&soc->mec_cnt))
  552. return;
  553. qdf_spin_lock_bh(&soc->mec_lock);
  554. for (index = 0; index <= soc->mec_hash.mask; index++) {
  555. if (!TAILQ_EMPTY(&soc->mec_hash.bins[index])) {
  556. TAILQ_FOREACH_SAFE(mecentry, &soc->mec_hash.bins[index],
  557. hash_list_elem, mecentry_next) {
  558. dp_peer_mec_detach_entry(soc, mecentry, &free_list);
  559. }
  560. }
  561. }
  562. qdf_spin_unlock_bh(&soc->mec_lock);
  563. dp_peer_mec_free_list(soc, &free_list);
  564. }
  565. /**
  566. * dp_print_mec_stats() - Dump MEC entries in table
  567. * @soc: Datapath soc handle
  568. *
  569. * Return: none
  570. */
  571. static void dp_print_mec_stats(struct dp_soc *soc)
  572. {
  573. int i;
  574. uint32_t index;
  575. struct dp_mec_entry *mecentry = NULL, *mec_list;
  576. uint32_t num_entries = 0;
  577. DP_PRINT_STATS("MEC Stats:");
  578. DP_PRINT_STATS(" Entries Added = %d", soc->stats.mec.added);
  579. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.mec.deleted);
  580. if (!qdf_atomic_read(&soc->mec_cnt))
  581. return;
  582. mec_list = qdf_mem_malloc(sizeof(*mecentry) * DP_PEER_MAX_MEC_ENTRY);
  583. if (!mec_list) {
  584. dp_peer_warn("%pK: failed to allocate mec_list", soc);
  585. return;
  586. }
  587. DP_PRINT_STATS("MEC Table:");
  588. for (index = 0; index <= soc->mec_hash.mask; index++) {
  589. qdf_spin_lock_bh(&soc->mec_lock);
  590. if (TAILQ_EMPTY(&soc->mec_hash.bins[index])) {
  591. qdf_spin_unlock_bh(&soc->mec_lock);
  592. continue;
  593. }
  594. TAILQ_FOREACH(mecentry, &soc->mec_hash.bins[index],
  595. hash_list_elem) {
  596. qdf_mem_copy(&mec_list[num_entries], mecentry,
  597. sizeof(*mecentry));
  598. num_entries++;
  599. }
  600. qdf_spin_unlock_bh(&soc->mec_lock);
  601. }
  602. if (!num_entries) {
  603. qdf_mem_free(mec_list);
  604. return;
  605. }
  606. for (i = 0; i < num_entries; i++) {
  607. DP_PRINT_STATS("%6d mac_addr = " QDF_MAC_ADDR_FMT
  608. " is_active = %d pdev_id = %d vdev_id = %d",
  609. i,
  610. QDF_MAC_ADDR_REF(mec_list[i].mac_addr.raw),
  611. mec_list[i].is_active,
  612. mec_list[i].pdev_id,
  613. mec_list[i].vdev_id);
  614. }
  615. qdf_mem_free(mec_list);
  616. }
  617. #else
  618. static void dp_print_mec_stats(struct dp_soc *soc)
  619. {
  620. }
  621. #endif
  622. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  623. uint8_t vdev_id,
  624. uint8_t *peer_mac,
  625. uint8_t *mac_addr,
  626. enum cdp_txrx_ast_entry_type type,
  627. uint32_t flags)
  628. {
  629. int ret = -1;
  630. QDF_STATUS status = QDF_STATUS_SUCCESS;
  631. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc_hdl,
  632. peer_mac, 0, vdev_id,
  633. DP_MOD_ID_CDP);
  634. if (!peer) {
  635. dp_peer_debug("Peer is NULL!");
  636. return ret;
  637. }
  638. status = dp_peer_add_ast((struct dp_soc *)soc_hdl,
  639. peer,
  640. mac_addr,
  641. type,
  642. flags);
  643. if ((status == QDF_STATUS_SUCCESS) ||
  644. (status == QDF_STATUS_E_ALREADY) ||
  645. (status == QDF_STATUS_E_AGAIN))
  646. ret = 0;
  647. dp_hmwds_ast_add_notify(peer, mac_addr,
  648. type, status, false);
  649. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  650. return ret;
  651. }
  652. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  653. uint8_t vdev_id,
  654. uint8_t *peer_mac,
  655. uint8_t *wds_macaddr,
  656. uint32_t flags)
  657. {
  658. int status = -1;
  659. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  660. struct dp_ast_entry *ast_entry = NULL;
  661. struct dp_peer *peer;
  662. if (soc->ast_offload_support)
  663. return status;
  664. peer = dp_peer_find_hash_find((struct dp_soc *)soc_hdl,
  665. peer_mac, 0, vdev_id,
  666. DP_MOD_ID_CDP);
  667. if (!peer) {
  668. dp_peer_debug("Peer is NULL!");
  669. return status;
  670. }
  671. qdf_spin_lock_bh(&soc->ast_lock);
  672. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  673. peer->vdev->pdev->pdev_id);
  674. if (ast_entry) {
  675. status = dp_peer_update_ast(soc,
  676. peer,
  677. ast_entry, flags);
  678. }
  679. qdf_spin_unlock_bh(&soc->ast_lock);
  680. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  681. return status;
  682. }
  683. /**
  684. * dp_peer_reset_ast_entries() - Deletes all HMWDS entries for a peer
  685. * @soc: Datapath SOC handle
  686. * @peer: DP peer
  687. * @arg: callback argument
  688. *
  689. * Return: None
  690. */
  691. static void
  692. dp_peer_reset_ast_entries(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  693. {
  694. struct dp_ast_entry *ast_entry = NULL;
  695. struct dp_ast_entry *tmp_ast_entry;
  696. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, tmp_ast_entry) {
  697. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  698. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  699. dp_peer_del_ast(soc, ast_entry);
  700. }
  701. }
  702. /**
  703. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  704. * @soc_hdl: Datapath SOC handle
  705. * @wds_macaddr: WDS entry MAC Address
  706. * @peer_mac_addr: WDS entry MAC Address
  707. * @vdev_id: id of vdev handle
  708. *
  709. * Return: QDF_STATUS
  710. */
  711. static QDF_STATUS dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  712. uint8_t *wds_macaddr,
  713. uint8_t *peer_mac_addr,
  714. uint8_t vdev_id)
  715. {
  716. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  717. struct dp_ast_entry *ast_entry = NULL;
  718. struct dp_peer *peer;
  719. struct dp_pdev *pdev;
  720. struct dp_vdev *vdev;
  721. if (soc->ast_offload_support)
  722. return QDF_STATUS_E_FAILURE;
  723. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  724. if (!vdev)
  725. return QDF_STATUS_E_FAILURE;
  726. pdev = vdev->pdev;
  727. if (peer_mac_addr) {
  728. peer = dp_peer_find_hash_find(soc, peer_mac_addr,
  729. 0, vdev->vdev_id,
  730. DP_MOD_ID_CDP);
  731. if (!peer) {
  732. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  733. return QDF_STATUS_E_FAILURE;
  734. }
  735. qdf_spin_lock_bh(&soc->ast_lock);
  736. dp_peer_reset_ast_entries(soc, peer, NULL);
  737. qdf_spin_unlock_bh(&soc->ast_lock);
  738. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  739. } else if (wds_macaddr) {
  740. qdf_spin_lock_bh(&soc->ast_lock);
  741. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  742. pdev->pdev_id);
  743. if (ast_entry) {
  744. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  745. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  746. dp_peer_del_ast(soc, ast_entry);
  747. }
  748. qdf_spin_unlock_bh(&soc->ast_lock);
  749. }
  750. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  751. return QDF_STATUS_SUCCESS;
  752. }
  753. /**
  754. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  755. * @soc_hdl: Datapath SOC handle
  756. * @vdev_id: id of vdev object
  757. *
  758. * Return: QDF_STATUS
  759. */
  760. static QDF_STATUS
  761. dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  762. uint8_t vdev_id)
  763. {
  764. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  765. if (soc->ast_offload_support)
  766. return QDF_STATUS_SUCCESS;
  767. qdf_spin_lock_bh(&soc->ast_lock);
  768. dp_soc_iterate_peer(soc, dp_peer_reset_ast_entries, NULL,
  769. DP_MOD_ID_CDP);
  770. qdf_spin_unlock_bh(&soc->ast_lock);
  771. return QDF_STATUS_SUCCESS;
  772. }
  773. /**
  774. * dp_peer_flush_ast_entries() - Delete all wds and hmwds ast entries of a peer
  775. * @soc: Datapath SOC
  776. * @peer: Datapath peer
  777. * @arg: arg to callback
  778. *
  779. * Return: None
  780. */
  781. static void
  782. dp_peer_flush_ast_entries(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  783. {
  784. struct dp_ast_entry *ase = NULL;
  785. struct dp_ast_entry *temp_ase;
  786. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  787. if ((ase->type ==
  788. CDP_TXRX_AST_TYPE_STATIC) ||
  789. (ase->type ==
  790. CDP_TXRX_AST_TYPE_SELF) ||
  791. (ase->type ==
  792. CDP_TXRX_AST_TYPE_STA_BSS))
  793. continue;
  794. dp_peer_del_ast(soc, ase);
  795. }
  796. }
  797. /**
  798. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  799. * @soc_hdl: Datapath SOC handle
  800. *
  801. * Return: None
  802. */
  803. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  804. {
  805. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  806. qdf_spin_lock_bh(&soc->ast_lock);
  807. dp_soc_iterate_peer(soc, dp_peer_flush_ast_entries, NULL,
  808. DP_MOD_ID_CDP);
  809. qdf_spin_unlock_bh(&soc->ast_lock);
  810. dp_peer_mec_flush_entries(soc);
  811. }
  812. #if defined(IPA_WDS_EASYMESH_FEATURE) && defined(FEATURE_AST)
  813. /**
  814. * dp_peer_send_wds_disconnect() - Send Disconnect event to IPA for each peer
  815. * @soc: Datapath SOC
  816. * @peer: Datapath peer
  817. *
  818. * Return: None
  819. */
  820. static void
  821. dp_peer_send_wds_disconnect(struct dp_soc *soc, struct dp_peer *peer)
  822. {
  823. struct dp_ast_entry *ase = NULL;
  824. struct dp_ast_entry *temp_ase;
  825. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  826. if (ase->type == CDP_TXRX_AST_TYPE_WDS) {
  827. soc->cdp_soc.ol_ops->peer_send_wds_disconnect(soc->ctrl_psoc,
  828. ase->mac_addr.raw,
  829. ase->vdev_id);
  830. }
  831. }
  832. }
  833. #elif defined(FEATURE_AST)
  834. static void
  835. dp_peer_send_wds_disconnect(struct dp_soc *soc, struct dp_peer *peer)
  836. {
  837. }
  838. #endif
  839. /**
  840. * dp_peer_get_ast_info_by_soc_wifi3() - search the soc AST hash table
  841. * and return ast entry information
  842. * of first ast entry found in the
  843. * table with given mac address
  844. * @soc_hdl: data path soc handle
  845. * @ast_mac_addr: AST entry mac address
  846. * @ast_entry_info: ast entry information
  847. *
  848. * Return: true if ast entry found with ast_mac_addr
  849. * false if ast entry not found
  850. */
  851. static bool dp_peer_get_ast_info_by_soc_wifi3
  852. (struct cdp_soc_t *soc_hdl,
  853. uint8_t *ast_mac_addr,
  854. struct cdp_ast_entry_info *ast_entry_info)
  855. {
  856. struct dp_ast_entry *ast_entry = NULL;
  857. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  858. struct dp_peer *peer = NULL;
  859. if (soc->ast_offload_support)
  860. return false;
  861. qdf_spin_lock_bh(&soc->ast_lock);
  862. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  863. if ((!ast_entry) ||
  864. (ast_entry->delete_in_progress && !ast_entry->callback)) {
  865. qdf_spin_unlock_bh(&soc->ast_lock);
  866. return false;
  867. }
  868. peer = dp_peer_get_ref_by_id(soc, ast_entry->peer_id,
  869. DP_MOD_ID_AST);
  870. if (!peer) {
  871. qdf_spin_unlock_bh(&soc->ast_lock);
  872. return false;
  873. }
  874. ast_entry_info->type = ast_entry->type;
  875. ast_entry_info->pdev_id = ast_entry->pdev_id;
  876. ast_entry_info->vdev_id = ast_entry->vdev_id;
  877. ast_entry_info->peer_id = ast_entry->peer_id;
  878. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  879. &peer->mac_addr.raw[0],
  880. QDF_MAC_ADDR_SIZE);
  881. dp_peer_unref_delete(peer, DP_MOD_ID_AST);
  882. qdf_spin_unlock_bh(&soc->ast_lock);
  883. return true;
  884. }
  885. /**
  886. * dp_peer_get_ast_info_by_pdevid_wifi3() - search the soc AST hash table
  887. * and return ast entry information
  888. * if mac address and pdev_id matches
  889. * @soc_hdl: data path soc handle
  890. * @ast_mac_addr: AST entry mac address
  891. * @pdev_id: pdev_id
  892. * @ast_entry_info: ast entry information
  893. *
  894. * Return: true if ast entry found with ast_mac_addr
  895. * false if ast entry not found
  896. */
  897. static bool dp_peer_get_ast_info_by_pdevid_wifi3
  898. (struct cdp_soc_t *soc_hdl,
  899. uint8_t *ast_mac_addr,
  900. uint8_t pdev_id,
  901. struct cdp_ast_entry_info *ast_entry_info)
  902. {
  903. struct dp_ast_entry *ast_entry;
  904. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  905. struct dp_peer *peer = NULL;
  906. if (soc->ast_offload_support)
  907. return false;
  908. qdf_spin_lock_bh(&soc->ast_lock);
  909. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr,
  910. pdev_id);
  911. if ((!ast_entry) ||
  912. (ast_entry->delete_in_progress && !ast_entry->callback)) {
  913. qdf_spin_unlock_bh(&soc->ast_lock);
  914. return false;
  915. }
  916. peer = dp_peer_get_ref_by_id(soc, ast_entry->peer_id,
  917. DP_MOD_ID_AST);
  918. if (!peer) {
  919. qdf_spin_unlock_bh(&soc->ast_lock);
  920. return false;
  921. }
  922. ast_entry_info->type = ast_entry->type;
  923. ast_entry_info->pdev_id = ast_entry->pdev_id;
  924. ast_entry_info->vdev_id = ast_entry->vdev_id;
  925. ast_entry_info->peer_id = ast_entry->peer_id;
  926. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  927. &peer->mac_addr.raw[0],
  928. QDF_MAC_ADDR_SIZE);
  929. dp_peer_unref_delete(peer, DP_MOD_ID_AST);
  930. qdf_spin_unlock_bh(&soc->ast_lock);
  931. return true;
  932. }
  933. /**
  934. * dp_peer_ast_entry_del_by_soc() - delete the ast entry from soc AST hash table
  935. * with given mac address
  936. * @soc_handle: data path soc handle
  937. * @mac_addr: AST entry mac address
  938. * @callback: callback function to called on ast delete response from FW
  939. * @cookie: argument to be passed to callback
  940. *
  941. * Return: QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  942. * is sent
  943. * QDF_STATUS_E_INVAL false if ast entry not found
  944. */
  945. static QDF_STATUS dp_peer_ast_entry_del_by_soc(struct cdp_soc_t *soc_handle,
  946. uint8_t *mac_addr,
  947. txrx_ast_free_cb callback,
  948. void *cookie)
  949. {
  950. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  951. struct dp_ast_entry *ast_entry = NULL;
  952. txrx_ast_free_cb cb = NULL;
  953. void *arg = NULL;
  954. if (soc->ast_offload_support)
  955. return -QDF_STATUS_E_INVAL;
  956. qdf_spin_lock_bh(&soc->ast_lock);
  957. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  958. if (!ast_entry) {
  959. qdf_spin_unlock_bh(&soc->ast_lock);
  960. return -QDF_STATUS_E_INVAL;
  961. }
  962. if (ast_entry->callback) {
  963. cb = ast_entry->callback;
  964. arg = ast_entry->cookie;
  965. }
  966. ast_entry->callback = callback;
  967. ast_entry->cookie = cookie;
  968. /*
  969. * if delete_in_progress is set AST delete is sent to target
  970. * and host is waiting for response should not send delete
  971. * again
  972. */
  973. if (!ast_entry->delete_in_progress)
  974. dp_peer_del_ast(soc, ast_entry);
  975. qdf_spin_unlock_bh(&soc->ast_lock);
  976. if (cb) {
  977. cb(soc->ctrl_psoc,
  978. dp_soc_to_cdp_soc(soc),
  979. arg,
  980. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  981. }
  982. return QDF_STATUS_SUCCESS;
  983. }
  984. /**
  985. * dp_peer_ast_entry_del_by_pdev() - delete the ast entry from soc AST hash
  986. * table if mac address and pdev_id matches
  987. * @soc_handle: data path soc handle
  988. * @mac_addr: AST entry mac address
  989. * @pdev_id: pdev id
  990. * @callback: callback function to called on ast delete response from FW
  991. * @cookie: argument to be passed to callback
  992. *
  993. * Return: QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  994. * is sent
  995. * QDF_STATUS_E_INVAL false if ast entry not found
  996. */
  997. static QDF_STATUS dp_peer_ast_entry_del_by_pdev(struct cdp_soc_t *soc_handle,
  998. uint8_t *mac_addr,
  999. uint8_t pdev_id,
  1000. txrx_ast_free_cb callback,
  1001. void *cookie)
  1002. {
  1003. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  1004. struct dp_ast_entry *ast_entry;
  1005. txrx_ast_free_cb cb = NULL;
  1006. void *arg = NULL;
  1007. if (soc->ast_offload_support)
  1008. return -QDF_STATUS_E_INVAL;
  1009. qdf_spin_lock_bh(&soc->ast_lock);
  1010. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, mac_addr, pdev_id);
  1011. if (!ast_entry) {
  1012. qdf_spin_unlock_bh(&soc->ast_lock);
  1013. return -QDF_STATUS_E_INVAL;
  1014. }
  1015. if (ast_entry->callback) {
  1016. cb = ast_entry->callback;
  1017. arg = ast_entry->cookie;
  1018. }
  1019. ast_entry->callback = callback;
  1020. ast_entry->cookie = cookie;
  1021. /*
  1022. * if delete_in_progress is set AST delete is sent to target
  1023. * and host is waiting for response should not sent delete
  1024. * again
  1025. */
  1026. if (!ast_entry->delete_in_progress)
  1027. dp_peer_del_ast(soc, ast_entry);
  1028. qdf_spin_unlock_bh(&soc->ast_lock);
  1029. if (cb) {
  1030. cb(soc->ctrl_psoc,
  1031. dp_soc_to_cdp_soc(soc),
  1032. arg,
  1033. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  1034. }
  1035. return QDF_STATUS_SUCCESS;
  1036. }
  1037. /**
  1038. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  1039. * @ring_num: ring num of the ring being queried
  1040. * @grp_mask: the grp_mask array for the ring type in question.
  1041. *
  1042. * The grp_mask array is indexed by group number and the bit fields correspond
  1043. * to ring numbers. We are finding which interrupt group a ring belongs to.
  1044. *
  1045. * Return: the index in the grp_mask array with the ring number.
  1046. * -QDF_STATUS_E_NOENT if no entry is found
  1047. */
  1048. static int dp_srng_find_ring_in_mask(int ring_num, uint8_t *grp_mask)
  1049. {
  1050. int ext_group_num;
  1051. uint8_t mask = 1 << ring_num;
  1052. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  1053. ext_group_num++) {
  1054. if (mask & grp_mask[ext_group_num])
  1055. return ext_group_num;
  1056. }
  1057. return -QDF_STATUS_E_NOENT;
  1058. }
  1059. /**
  1060. * dp_is_msi_group_number_invalid() - check msi_group_number valid or not
  1061. * @soc: dp_soc
  1062. * @msi_group_number: MSI group number.
  1063. * @msi_data_count: MSI data count.
  1064. *
  1065. * Return: true if msi_group_number is invalid.
  1066. */
  1067. static bool dp_is_msi_group_number_invalid(struct dp_soc *soc,
  1068. int msi_group_number,
  1069. int msi_data_count)
  1070. {
  1071. if (soc && soc->osdev && soc->osdev->dev &&
  1072. pld_is_one_msi(soc->osdev->dev))
  1073. return false;
  1074. return msi_group_number > msi_data_count;
  1075. }
  1076. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  1077. /**
  1078. * dp_is_reo_ring_num_in_nf_grp1() - Check if the current reo ring is part of
  1079. * rx_near_full_grp1 mask
  1080. * @soc: Datapath SoC Handle
  1081. * @ring_num: REO ring number
  1082. *
  1083. * Return: 1 if the ring_num belongs to reo_nf_grp1,
  1084. * 0, otherwise.
  1085. */
  1086. static inline int
  1087. dp_is_reo_ring_num_in_nf_grp1(struct dp_soc *soc, int ring_num)
  1088. {
  1089. return (WLAN_CFG_RX_NEAR_FULL_IRQ_MASK_1 & (1 << ring_num));
  1090. }
  1091. /**
  1092. * dp_is_reo_ring_num_in_nf_grp2() - Check if the current reo ring is part of
  1093. * rx_near_full_grp2 mask
  1094. * @soc: Datapath SoC Handle
  1095. * @ring_num: REO ring number
  1096. *
  1097. * Return: 1 if the ring_num belongs to reo_nf_grp2,
  1098. * 0, otherwise.
  1099. */
  1100. static inline int
  1101. dp_is_reo_ring_num_in_nf_grp2(struct dp_soc *soc, int ring_num)
  1102. {
  1103. return (WLAN_CFG_RX_NEAR_FULL_IRQ_MASK_2 & (1 << ring_num));
  1104. }
  1105. /**
  1106. * dp_srng_get_near_full_irq_mask() - Get near-full irq mask for a particular
  1107. * ring type and number
  1108. * @soc: Datapath SoC handle
  1109. * @ring_type: SRNG type
  1110. * @ring_num: ring num
  1111. *
  1112. * Return: near-full irq mask pointer
  1113. */
  1114. static inline
  1115. uint8_t *dp_srng_get_near_full_irq_mask(struct dp_soc *soc,
  1116. enum hal_ring_type ring_type,
  1117. int ring_num)
  1118. {
  1119. struct wlan_cfg_dp_soc_ctxt *cfg_ctx = soc->wlan_cfg_ctx;
  1120. uint8_t wbm2_sw_rx_rel_ring_id;
  1121. uint8_t *nf_irq_mask = NULL;
  1122. switch (ring_type) {
  1123. case WBM2SW_RELEASE:
  1124. wbm2_sw_rx_rel_ring_id =
  1125. wlan_cfg_get_rx_rel_ring_id(cfg_ctx);
  1126. if (ring_num != wbm2_sw_rx_rel_ring_id) {
  1127. nf_irq_mask = &soc->wlan_cfg_ctx->
  1128. int_tx_ring_near_full_irq_mask[0];
  1129. }
  1130. break;
  1131. case REO_DST:
  1132. if (dp_is_reo_ring_num_in_nf_grp1(soc, ring_num))
  1133. nf_irq_mask =
  1134. &soc->wlan_cfg_ctx->int_rx_ring_near_full_irq_1_mask[0];
  1135. else if (dp_is_reo_ring_num_in_nf_grp2(soc, ring_num))
  1136. nf_irq_mask =
  1137. &soc->wlan_cfg_ctx->int_rx_ring_near_full_irq_2_mask[0];
  1138. else
  1139. qdf_assert(0);
  1140. break;
  1141. default:
  1142. break;
  1143. }
  1144. return nf_irq_mask;
  1145. }
  1146. /**
  1147. * dp_srng_set_msi2_ring_params() - Set the msi2 addr/data in the ring params
  1148. * @soc: Datapath SoC handle
  1149. * @ring_params: srng params handle
  1150. * @msi2_addr: MSI2 addr to be set for the SRNG
  1151. * @msi2_data: MSI2 data to be set for the SRNG
  1152. *
  1153. * Return: None
  1154. */
  1155. static inline
  1156. void dp_srng_set_msi2_ring_params(struct dp_soc *soc,
  1157. struct hal_srng_params *ring_params,
  1158. qdf_dma_addr_t msi2_addr,
  1159. uint32_t msi2_data)
  1160. {
  1161. ring_params->msi2_addr = msi2_addr;
  1162. ring_params->msi2_data = msi2_data;
  1163. }
  1164. /**
  1165. * dp_srng_msi2_setup() - Setup MSI2 details for near full IRQ of an SRNG
  1166. * @soc: Datapath SoC handle
  1167. * @ring_params: ring_params for SRNG
  1168. * @ring_type: SENG type
  1169. * @ring_num: ring number for the SRNG
  1170. * @nf_msi_grp_num: near full msi group number
  1171. *
  1172. * Return: None
  1173. */
  1174. static inline void
  1175. dp_srng_msi2_setup(struct dp_soc *soc,
  1176. struct hal_srng_params *ring_params,
  1177. int ring_type, int ring_num, int nf_msi_grp_num)
  1178. {
  1179. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  1180. int msi_data_count, ret;
  1181. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1182. &msi_data_count, &msi_data_start,
  1183. &msi_irq_start);
  1184. if (ret)
  1185. return;
  1186. if (nf_msi_grp_num < 0) {
  1187. dp_init_info("%pK: ring near full IRQ not part of an ext_group; ring_type: %d,ring_num %d",
  1188. soc, ring_type, ring_num);
  1189. ring_params->msi2_addr = 0;
  1190. ring_params->msi2_data = 0;
  1191. return;
  1192. }
  1193. if (dp_is_msi_group_number_invalid(soc, nf_msi_grp_num,
  1194. msi_data_count)) {
  1195. dp_init_warn("%pK: 2 msi_groups will share an msi for near full IRQ; msi_group_num %d",
  1196. soc, nf_msi_grp_num);
  1197. QDF_ASSERT(0);
  1198. }
  1199. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  1200. ring_params->nf_irq_support = 1;
  1201. ring_params->msi2_addr = addr_low;
  1202. ring_params->msi2_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  1203. ring_params->msi2_data = (nf_msi_grp_num % msi_data_count)
  1204. + msi_data_start;
  1205. ring_params->flags |= HAL_SRNG_MSI_INTR;
  1206. }
  1207. /* Percentage of ring entries considered as nearly full */
  1208. #define DP_NF_HIGH_THRESH_PERCENTAGE 75
  1209. /* Percentage of ring entries considered as critically full */
  1210. #define DP_NF_CRIT_THRESH_PERCENTAGE 90
  1211. /* Percentage of ring entries considered as safe threshold */
  1212. #define DP_NF_SAFE_THRESH_PERCENTAGE 50
  1213. /**
  1214. * dp_srng_configure_nf_interrupt_thresholds() - Configure the thresholds for
  1215. * near full irq
  1216. * @soc: Datapath SoC handle
  1217. * @ring_params: ring params for SRNG
  1218. * @ring_type: ring type
  1219. */
  1220. static inline void
  1221. dp_srng_configure_nf_interrupt_thresholds(struct dp_soc *soc,
  1222. struct hal_srng_params *ring_params,
  1223. int ring_type)
  1224. {
  1225. if (ring_params->nf_irq_support) {
  1226. ring_params->high_thresh = (ring_params->num_entries *
  1227. DP_NF_HIGH_THRESH_PERCENTAGE) / 100;
  1228. ring_params->crit_thresh = (ring_params->num_entries *
  1229. DP_NF_CRIT_THRESH_PERCENTAGE) / 100;
  1230. ring_params->safe_thresh = (ring_params->num_entries *
  1231. DP_NF_SAFE_THRESH_PERCENTAGE) /100;
  1232. }
  1233. }
  1234. /**
  1235. * dp_srng_set_nf_thresholds() - Set the near full thresholds to srng data
  1236. * structure from the ring params
  1237. * @soc: Datapath SoC handle
  1238. * @srng: SRNG handle
  1239. * @ring_params: ring params for a SRNG
  1240. *
  1241. * Return: None
  1242. */
  1243. static inline void
  1244. dp_srng_set_nf_thresholds(struct dp_soc *soc, struct dp_srng *srng,
  1245. struct hal_srng_params *ring_params)
  1246. {
  1247. srng->crit_thresh = ring_params->crit_thresh;
  1248. srng->safe_thresh = ring_params->safe_thresh;
  1249. }
  1250. #else
  1251. static inline
  1252. uint8_t *dp_srng_get_near_full_irq_mask(struct dp_soc *soc,
  1253. enum hal_ring_type ring_type,
  1254. int ring_num)
  1255. {
  1256. return NULL;
  1257. }
  1258. static inline
  1259. void dp_srng_set_msi2_ring_params(struct dp_soc *soc,
  1260. struct hal_srng_params *ring_params,
  1261. qdf_dma_addr_t msi2_addr,
  1262. uint32_t msi2_data)
  1263. {
  1264. }
  1265. static inline void
  1266. dp_srng_msi2_setup(struct dp_soc *soc,
  1267. struct hal_srng_params *ring_params,
  1268. int ring_type, int ring_num, int nf_msi_grp_num)
  1269. {
  1270. }
  1271. static inline void
  1272. dp_srng_configure_nf_interrupt_thresholds(struct dp_soc *soc,
  1273. struct hal_srng_params *ring_params,
  1274. int ring_type)
  1275. {
  1276. }
  1277. static inline void
  1278. dp_srng_set_nf_thresholds(struct dp_soc *soc, struct dp_srng *srng,
  1279. struct hal_srng_params *ring_params)
  1280. {
  1281. }
  1282. #endif
  1283. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  1284. enum hal_ring_type ring_type,
  1285. int ring_num,
  1286. int *reg_msi_grp_num,
  1287. bool nf_irq_support,
  1288. int *nf_msi_grp_num)
  1289. {
  1290. struct wlan_cfg_dp_soc_ctxt *cfg_ctx = soc->wlan_cfg_ctx;
  1291. uint8_t *grp_mask, *nf_irq_mask = NULL;
  1292. bool nf_irq_enabled = false;
  1293. uint8_t wbm2_sw_rx_rel_ring_id;
  1294. switch (ring_type) {
  1295. case WBM2SW_RELEASE:
  1296. wbm2_sw_rx_rel_ring_id =
  1297. wlan_cfg_get_rx_rel_ring_id(cfg_ctx);
  1298. if (ring_num == wbm2_sw_rx_rel_ring_id) {
  1299. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  1300. grp_mask = &cfg_ctx->int_rx_wbm_rel_ring_mask[0];
  1301. ring_num = 0;
  1302. } else if (ring_num == WBM2_SW_PPE_REL_RING_ID) {
  1303. grp_mask = &cfg_ctx->int_ppeds_wbm_release_ring_mask[0];
  1304. ring_num = 0;
  1305. } else { /* dp_tx_comp_handler - soc->tx_comp_ring */
  1306. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1307. nf_irq_mask = dp_srng_get_near_full_irq_mask(soc,
  1308. ring_type,
  1309. ring_num);
  1310. if (nf_irq_mask)
  1311. nf_irq_enabled = true;
  1312. /*
  1313. * Using ring 4 as 4th tx completion ring since ring 3
  1314. * is Rx error ring
  1315. */
  1316. if (ring_num == WBM2SW_TXCOMP_RING4_NUM)
  1317. ring_num = TXCOMP_RING4_NUM;
  1318. }
  1319. break;
  1320. case REO_EXCEPTION:
  1321. /* dp_rx_err_process - &soc->reo_exception_ring */
  1322. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  1323. break;
  1324. case REO_DST:
  1325. /* dp_rx_process - soc->reo_dest_ring */
  1326. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1327. nf_irq_mask = dp_srng_get_near_full_irq_mask(soc, ring_type,
  1328. ring_num);
  1329. if (nf_irq_mask)
  1330. nf_irq_enabled = true;
  1331. break;
  1332. case REO_STATUS:
  1333. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  1334. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  1335. break;
  1336. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  1337. case RXDMA_MONITOR_STATUS:
  1338. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  1339. case RXDMA_MONITOR_DST:
  1340. /* dp_mon_process */
  1341. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  1342. break;
  1343. case TX_MONITOR_DST:
  1344. /* dp_tx_mon_process */
  1345. grp_mask = &soc->wlan_cfg_ctx->int_tx_mon_ring_mask[0];
  1346. break;
  1347. case RXDMA_DST:
  1348. /* dp_rxdma_err_process */
  1349. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  1350. break;
  1351. case RXDMA_BUF:
  1352. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1353. break;
  1354. case RXDMA_MONITOR_BUF:
  1355. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_mon_ring_mask[0];
  1356. break;
  1357. case TX_MONITOR_BUF:
  1358. grp_mask = &soc->wlan_cfg_ctx->int_host2txmon_ring_mask[0];
  1359. break;
  1360. case REO2PPE:
  1361. grp_mask = &soc->wlan_cfg_ctx->int_reo2ppe_ring_mask[0];
  1362. break;
  1363. case PPE2TCL:
  1364. grp_mask = &soc->wlan_cfg_ctx->int_ppe2tcl_ring_mask[0];
  1365. break;
  1366. case TCL_DATA:
  1367. /* CMD_CREDIT_RING is used as command in 8074 and credit in 9000 */
  1368. case TCL_CMD_CREDIT:
  1369. case REO_CMD:
  1370. case SW2WBM_RELEASE:
  1371. case WBM_IDLE_LINK:
  1372. /* normally empty SW_TO_HW rings */
  1373. return -QDF_STATUS_E_NOENT;
  1374. break;
  1375. case TCL_STATUS:
  1376. case REO_REINJECT:
  1377. /* misc unused rings */
  1378. return -QDF_STATUS_E_NOENT;
  1379. break;
  1380. case CE_SRC:
  1381. case CE_DST:
  1382. case CE_DST_STATUS:
  1383. /* CE_rings - currently handled by hif */
  1384. default:
  1385. return -QDF_STATUS_E_NOENT;
  1386. break;
  1387. }
  1388. *reg_msi_grp_num = dp_srng_find_ring_in_mask(ring_num, grp_mask);
  1389. if (nf_irq_support && nf_irq_enabled) {
  1390. *nf_msi_grp_num = dp_srng_find_ring_in_mask(ring_num,
  1391. nf_irq_mask);
  1392. }
  1393. return QDF_STATUS_SUCCESS;
  1394. }
  1395. /**
  1396. * dp_get_num_msi_available()- API to get number of MSIs available
  1397. * @soc: DP soc Handle
  1398. * @interrupt_mode: Mode of interrupts
  1399. *
  1400. * Return: Number of MSIs available or 0 in case of integrated
  1401. */
  1402. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  1403. static int dp_get_num_msi_available(struct dp_soc *soc, int interrupt_mode)
  1404. {
  1405. return 0;
  1406. }
  1407. #else
  1408. static int dp_get_num_msi_available(struct dp_soc *soc, int interrupt_mode)
  1409. {
  1410. int msi_data_count;
  1411. int msi_data_start;
  1412. int msi_irq_start;
  1413. int ret;
  1414. if (interrupt_mode == DP_INTR_INTEGRATED) {
  1415. return 0;
  1416. } else if (interrupt_mode == DP_INTR_MSI || interrupt_mode ==
  1417. DP_INTR_POLL) {
  1418. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1419. &msi_data_count,
  1420. &msi_data_start,
  1421. &msi_irq_start);
  1422. if (ret) {
  1423. qdf_err("Unable to get DP MSI assignment %d",
  1424. interrupt_mode);
  1425. return -EINVAL;
  1426. }
  1427. return msi_data_count;
  1428. }
  1429. qdf_err("Interrupt mode invalid %d", interrupt_mode);
  1430. return -EINVAL;
  1431. }
  1432. #endif
  1433. #if defined(IPA_OFFLOAD) && defined(IPA_WDI3_VLAN_SUPPORT)
  1434. static void
  1435. dp_ipa_vlan_srng_msi_setup(struct hal_srng_params *ring_params, int ring_type,
  1436. int ring_num)
  1437. {
  1438. if (wlan_ipa_is_vlan_enabled()) {
  1439. if ((ring_type == REO_DST) &&
  1440. (ring_num == IPA_ALT_REO_DEST_RING_IDX)) {
  1441. ring_params->msi_addr = 0;
  1442. ring_params->msi_data = 0;
  1443. ring_params->flags &= ~HAL_SRNG_MSI_INTR;
  1444. }
  1445. }
  1446. }
  1447. #else
  1448. static inline void
  1449. dp_ipa_vlan_srng_msi_setup(struct hal_srng_params *ring_params, int ring_type,
  1450. int ring_num)
  1451. {
  1452. }
  1453. #endif
  1454. static void dp_srng_msi_setup(struct dp_soc *soc, struct dp_srng *srng,
  1455. struct hal_srng_params *ring_params,
  1456. int ring_type, int ring_num)
  1457. {
  1458. int reg_msi_grp_num;
  1459. /*
  1460. * nf_msi_grp_num needs to be initialized with negative value,
  1461. * to avoid configuring near-full msi for WBM2SW3 ring
  1462. */
  1463. int nf_msi_grp_num = -1;
  1464. int msi_data_count;
  1465. int ret;
  1466. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  1467. bool nf_irq_support;
  1468. int vector;
  1469. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1470. &msi_data_count, &msi_data_start,
  1471. &msi_irq_start);
  1472. if (ret)
  1473. return;
  1474. nf_irq_support = hal_srng_is_near_full_irq_supported(soc->hal_soc,
  1475. ring_type,
  1476. ring_num);
  1477. ret = dp_srng_calculate_msi_group(soc, ring_type, ring_num,
  1478. &reg_msi_grp_num,
  1479. nf_irq_support,
  1480. &nf_msi_grp_num);
  1481. if (ret < 0) {
  1482. dp_init_info("%pK: ring not part of an ext_group; ring_type: %d,ring_num %d",
  1483. soc, ring_type, ring_num);
  1484. ring_params->msi_addr = 0;
  1485. ring_params->msi_data = 0;
  1486. dp_srng_set_msi2_ring_params(soc, ring_params, 0, 0);
  1487. return;
  1488. }
  1489. if (reg_msi_grp_num < 0) {
  1490. dp_init_info("%pK: ring not part of an ext_group; ring_type: %d,ring_num %d",
  1491. soc, ring_type, ring_num);
  1492. ring_params->msi_addr = 0;
  1493. ring_params->msi_data = 0;
  1494. goto configure_msi2;
  1495. }
  1496. if (dp_is_msi_group_number_invalid(soc, reg_msi_grp_num,
  1497. msi_data_count)) {
  1498. dp_init_warn("%pK: 2 msi_groups will share an msi; msi_group_num %d",
  1499. soc, reg_msi_grp_num);
  1500. QDF_ASSERT(0);
  1501. }
  1502. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  1503. ring_params->msi_addr = addr_low;
  1504. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  1505. ring_params->msi_data = (reg_msi_grp_num % msi_data_count)
  1506. + msi_data_start;
  1507. ring_params->flags |= HAL_SRNG_MSI_INTR;
  1508. dp_ipa_vlan_srng_msi_setup(ring_params, ring_type, ring_num);
  1509. dp_debug("ring type %u ring_num %u msi->data %u msi_addr %llx",
  1510. ring_type, ring_num, ring_params->msi_data,
  1511. (uint64_t)ring_params->msi_addr);
  1512. vector = msi_irq_start + (reg_msi_grp_num % msi_data_count);
  1513. if (soc->arch_ops.dp_register_ppeds_interrupts)
  1514. if (soc->arch_ops.dp_register_ppeds_interrupts(soc, srng,
  1515. vector,
  1516. ring_type,
  1517. ring_num))
  1518. return;
  1519. configure_msi2:
  1520. if (!nf_irq_support) {
  1521. dp_srng_set_msi2_ring_params(soc, ring_params, 0, 0);
  1522. return;
  1523. }
  1524. dp_srng_msi2_setup(soc, ring_params, ring_type, ring_num,
  1525. nf_msi_grp_num);
  1526. }
  1527. #ifdef FEATURE_AST
  1528. /**
  1529. * dp_print_mlo_ast_stats() - Print AST stats for MLO peers
  1530. *
  1531. * @soc: core DP soc context
  1532. *
  1533. * Return: void
  1534. */
  1535. static void dp_print_mlo_ast_stats(struct dp_soc *soc)
  1536. {
  1537. if (soc->arch_ops.print_mlo_ast_stats)
  1538. soc->arch_ops.print_mlo_ast_stats(soc);
  1539. }
  1540. void
  1541. dp_print_peer_ast_entries(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  1542. {
  1543. struct dp_ast_entry *ase, *tmp_ase;
  1544. uint32_t num_entries = 0;
  1545. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  1546. "NONE", "STATIC", "SELF", "WDS", "HMWDS", "BSS",
  1547. "DA", "HMWDS_SEC", "MLD"};
  1548. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  1549. DP_PRINT_STATS("%6d mac_addr = "QDF_MAC_ADDR_FMT
  1550. " peer_mac_addr = "QDF_MAC_ADDR_FMT
  1551. " peer_id = %u"
  1552. " type = %s"
  1553. " next_hop = %d"
  1554. " is_active = %d"
  1555. " ast_idx = %d"
  1556. " ast_hash = %d"
  1557. " delete_in_progress = %d"
  1558. " pdev_id = %d"
  1559. " vdev_id = %d",
  1560. ++num_entries,
  1561. QDF_MAC_ADDR_REF(ase->mac_addr.raw),
  1562. QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  1563. ase->peer_id,
  1564. type[ase->type],
  1565. ase->next_hop,
  1566. ase->is_active,
  1567. ase->ast_idx,
  1568. ase->ast_hash_value,
  1569. ase->delete_in_progress,
  1570. ase->pdev_id,
  1571. ase->vdev_id);
  1572. }
  1573. }
  1574. void dp_print_ast_stats(struct dp_soc *soc)
  1575. {
  1576. DP_PRINT_STATS("AST Stats:");
  1577. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  1578. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  1579. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  1580. DP_PRINT_STATS(" Entries MAP ERR = %d", soc->stats.ast.map_err);
  1581. DP_PRINT_STATS(" Entries Mismatch ERR = %d",
  1582. soc->stats.ast.ast_mismatch);
  1583. DP_PRINT_STATS("AST Table:");
  1584. qdf_spin_lock_bh(&soc->ast_lock);
  1585. dp_soc_iterate_peer(soc, dp_print_peer_ast_entries, NULL,
  1586. DP_MOD_ID_GENERIC_STATS);
  1587. qdf_spin_unlock_bh(&soc->ast_lock);
  1588. dp_print_mlo_ast_stats(soc);
  1589. }
  1590. #else
  1591. void dp_print_ast_stats(struct dp_soc *soc)
  1592. {
  1593. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  1594. return;
  1595. }
  1596. #endif
  1597. /**
  1598. * dp_print_peer_info() - Dump peer info
  1599. * @soc: Datapath soc handle
  1600. * @peer: Datapath peer handle
  1601. * @arg: argument to iter function
  1602. *
  1603. * Return: void
  1604. */
  1605. static void
  1606. dp_print_peer_info(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  1607. {
  1608. struct dp_txrx_peer *txrx_peer = NULL;
  1609. txrx_peer = dp_get_txrx_peer(peer);
  1610. if (!txrx_peer)
  1611. return;
  1612. DP_PRINT_STATS(" peer id = %d"
  1613. " peer_mac_addr = "QDF_MAC_ADDR_FMT
  1614. " nawds_enabled = %d"
  1615. " bss_peer = %d"
  1616. " wds_enabled = %d"
  1617. " tx_cap_enabled = %d"
  1618. " rx_cap_enabled = %d",
  1619. peer->peer_id,
  1620. QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  1621. txrx_peer->nawds_enabled,
  1622. txrx_peer->bss_peer,
  1623. txrx_peer->wds_enabled,
  1624. dp_monitor_is_tx_cap_enabled(peer),
  1625. dp_monitor_is_rx_cap_enabled(peer));
  1626. }
  1627. /**
  1628. * dp_print_peer_table() - Dump all Peer stats
  1629. * @vdev: Datapath Vdev handle
  1630. *
  1631. * Return: void
  1632. */
  1633. static void dp_print_peer_table(struct dp_vdev *vdev)
  1634. {
  1635. DP_PRINT_STATS("Dumping Peer Table Stats:");
  1636. dp_vdev_iterate_peer(vdev, dp_print_peer_info, NULL,
  1637. DP_MOD_ID_GENERIC_STATS);
  1638. }
  1639. #ifdef WLAN_DP_PER_RING_TYPE_CONFIG
  1640. /**
  1641. * dp_srng_configure_interrupt_thresholds() - Retrieve interrupt
  1642. * threshold values from the wlan_srng_cfg table for each ring type
  1643. * @soc: device handle
  1644. * @ring_params: per ring specific parameters
  1645. * @ring_type: Ring type
  1646. * @ring_num: Ring number for a given ring type
  1647. * @num_entries: number of entries to fill
  1648. *
  1649. * Fill the ring params with the interrupt threshold
  1650. * configuration parameters available in the per ring type wlan_srng_cfg
  1651. * table.
  1652. *
  1653. * Return: None
  1654. */
  1655. static void
  1656. dp_srng_configure_interrupt_thresholds(struct dp_soc *soc,
  1657. struct hal_srng_params *ring_params,
  1658. int ring_type, int ring_num,
  1659. int num_entries)
  1660. {
  1661. uint8_t wbm2_sw_rx_rel_ring_id;
  1662. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(soc->wlan_cfg_ctx);
  1663. if (ring_type == REO_DST) {
  1664. ring_params->intr_timer_thres_us =
  1665. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1666. ring_params->intr_batch_cntr_thres_entries =
  1667. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1668. } else if (ring_type == WBM2SW_RELEASE &&
  1669. (ring_num == wbm2_sw_rx_rel_ring_id)) {
  1670. ring_params->intr_timer_thres_us =
  1671. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1672. ring_params->intr_batch_cntr_thres_entries =
  1673. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1674. } else {
  1675. ring_params->intr_timer_thres_us =
  1676. soc->wlan_srng_cfg[ring_type].timer_threshold;
  1677. ring_params->intr_batch_cntr_thres_entries =
  1678. soc->wlan_srng_cfg[ring_type].batch_count_threshold;
  1679. }
  1680. ring_params->low_threshold =
  1681. soc->wlan_srng_cfg[ring_type].low_threshold;
  1682. if (ring_params->low_threshold)
  1683. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1684. dp_srng_configure_nf_interrupt_thresholds(soc, ring_params, ring_type);
  1685. }
  1686. #else
  1687. static void
  1688. dp_srng_configure_interrupt_thresholds(struct dp_soc *soc,
  1689. struct hal_srng_params *ring_params,
  1690. int ring_type, int ring_num,
  1691. int num_entries)
  1692. {
  1693. uint8_t wbm2_sw_rx_rel_ring_id;
  1694. bool rx_refill_lt_disable;
  1695. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(soc->wlan_cfg_ctx);
  1696. if (ring_type == REO_DST || ring_type == REO2PPE) {
  1697. ring_params->intr_timer_thres_us =
  1698. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1699. ring_params->intr_batch_cntr_thres_entries =
  1700. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1701. } else if (ring_type == WBM2SW_RELEASE &&
  1702. (ring_num < wbm2_sw_rx_rel_ring_id ||
  1703. ring_num == WBM2SW_TXCOMP_RING4_NUM ||
  1704. ring_num == WBM2_SW_PPE_REL_RING_ID)) {
  1705. ring_params->intr_timer_thres_us =
  1706. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  1707. ring_params->intr_batch_cntr_thres_entries =
  1708. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  1709. } else if (ring_type == RXDMA_BUF) {
  1710. rx_refill_lt_disable =
  1711. wlan_cfg_get_dp_soc_rxdma_refill_lt_disable
  1712. (soc->wlan_cfg_ctx);
  1713. ring_params->intr_timer_thres_us =
  1714. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1715. if (!rx_refill_lt_disable) {
  1716. ring_params->low_threshold = num_entries >> 3;
  1717. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1718. ring_params->intr_batch_cntr_thres_entries = 0;
  1719. }
  1720. } else {
  1721. ring_params->intr_timer_thres_us =
  1722. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1723. ring_params->intr_batch_cntr_thres_entries =
  1724. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1725. }
  1726. /* These rings donot require interrupt to host. Make them zero */
  1727. switch (ring_type) {
  1728. case REO_REINJECT:
  1729. case REO_CMD:
  1730. case TCL_DATA:
  1731. case TCL_CMD_CREDIT:
  1732. case TCL_STATUS:
  1733. case WBM_IDLE_LINK:
  1734. case SW2WBM_RELEASE:
  1735. case SW2RXDMA_NEW:
  1736. ring_params->intr_timer_thres_us = 0;
  1737. ring_params->intr_batch_cntr_thres_entries = 0;
  1738. break;
  1739. case PPE2TCL:
  1740. ring_params->intr_timer_thres_us =
  1741. wlan_cfg_get_int_timer_threshold_ppe2tcl(soc->wlan_cfg_ctx);
  1742. ring_params->intr_batch_cntr_thres_entries =
  1743. wlan_cfg_get_int_batch_threshold_ppe2tcl(soc->wlan_cfg_ctx);
  1744. break;
  1745. }
  1746. /* Enable low threshold interrupts for rx buffer rings (regular and
  1747. * monitor buffer rings.
  1748. * TODO: See if this is required for any other ring
  1749. */
  1750. if ((ring_type == RXDMA_MONITOR_BUF) ||
  1751. (ring_type == RXDMA_MONITOR_STATUS ||
  1752. (ring_type == TX_MONITOR_BUF))) {
  1753. /* TODO: Setting low threshold to 1/8th of ring size
  1754. * see if this needs to be configurable
  1755. */
  1756. ring_params->low_threshold = num_entries >> 3;
  1757. ring_params->intr_timer_thres_us =
  1758. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1759. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1760. ring_params->intr_batch_cntr_thres_entries = 0;
  1761. }
  1762. /* During initialisation monitor rings are only filled with
  1763. * MON_BUF_MIN_ENTRIES entries. So low threshold needs to be set to
  1764. * a value less than that. Low threshold value is reconfigured again
  1765. * to 1/8th of the ring size when monitor vap is created.
  1766. */
  1767. if (ring_type == RXDMA_MONITOR_BUF)
  1768. ring_params->low_threshold = MON_BUF_MIN_ENTRIES >> 1;
  1769. /* In case of PCI chipsets, we dont have PPDU end interrupts,
  1770. * so MONITOR STATUS ring is reaped by receiving MSI from srng.
  1771. * Keep batch threshold as 8 so that interrupt is received for
  1772. * every 4 packets in MONITOR_STATUS ring
  1773. */
  1774. if ((ring_type == RXDMA_MONITOR_STATUS) &&
  1775. (soc->intr_mode == DP_INTR_MSI))
  1776. ring_params->intr_batch_cntr_thres_entries = 4;
  1777. }
  1778. #endif
  1779. #ifdef DP_MEM_PRE_ALLOC
  1780. void *dp_context_alloc_mem(struct dp_soc *soc, enum dp_ctxt_type ctxt_type,
  1781. size_t ctxt_size)
  1782. {
  1783. void *ctxt_mem;
  1784. if (!soc->cdp_soc.ol_ops->dp_prealloc_get_context) {
  1785. dp_warn("dp_prealloc_get_context null!");
  1786. goto dynamic_alloc;
  1787. }
  1788. ctxt_mem = soc->cdp_soc.ol_ops->dp_prealloc_get_context(ctxt_type,
  1789. ctxt_size);
  1790. if (ctxt_mem)
  1791. goto end;
  1792. dynamic_alloc:
  1793. dp_info("switch to dynamic-alloc for type %d, size %zu",
  1794. ctxt_type, ctxt_size);
  1795. ctxt_mem = qdf_mem_malloc(ctxt_size);
  1796. end:
  1797. return ctxt_mem;
  1798. }
  1799. void dp_context_free_mem(struct dp_soc *soc, enum dp_ctxt_type ctxt_type,
  1800. void *vaddr)
  1801. {
  1802. QDF_STATUS status;
  1803. if (soc->cdp_soc.ol_ops->dp_prealloc_put_context) {
  1804. status = soc->cdp_soc.ol_ops->dp_prealloc_put_context(
  1805. ctxt_type,
  1806. vaddr);
  1807. } else {
  1808. dp_warn("dp_prealloc_put_context null!");
  1809. status = QDF_STATUS_E_NOSUPPORT;
  1810. }
  1811. if (QDF_IS_STATUS_ERROR(status)) {
  1812. dp_info("Context type %d not pre-allocated", ctxt_type);
  1813. qdf_mem_free(vaddr);
  1814. }
  1815. }
  1816. static inline
  1817. void *dp_srng_aligned_mem_alloc_consistent(struct dp_soc *soc,
  1818. struct dp_srng *srng,
  1819. uint32_t ring_type)
  1820. {
  1821. void *mem;
  1822. qdf_assert(!srng->is_mem_prealloc);
  1823. if (!soc->cdp_soc.ol_ops->dp_prealloc_get_consistent) {
  1824. dp_warn("dp_prealloc_get_consistent is null!");
  1825. goto qdf;
  1826. }
  1827. mem =
  1828. soc->cdp_soc.ol_ops->dp_prealloc_get_consistent
  1829. (&srng->alloc_size,
  1830. &srng->base_vaddr_unaligned,
  1831. &srng->base_paddr_unaligned,
  1832. &srng->base_paddr_aligned,
  1833. DP_RING_BASE_ALIGN, ring_type);
  1834. if (mem) {
  1835. srng->is_mem_prealloc = true;
  1836. goto end;
  1837. }
  1838. qdf:
  1839. mem = qdf_aligned_mem_alloc_consistent(soc->osdev, &srng->alloc_size,
  1840. &srng->base_vaddr_unaligned,
  1841. &srng->base_paddr_unaligned,
  1842. &srng->base_paddr_aligned,
  1843. DP_RING_BASE_ALIGN);
  1844. end:
  1845. dp_info("%s memory %pK dp_srng %pK ring_type %d alloc_size %d num_entries %d",
  1846. srng->is_mem_prealloc ? "pre-alloc" : "dynamic-alloc", mem,
  1847. srng, ring_type, srng->alloc_size, srng->num_entries);
  1848. return mem;
  1849. }
  1850. static inline void dp_srng_mem_free_consistent(struct dp_soc *soc,
  1851. struct dp_srng *srng)
  1852. {
  1853. if (srng->is_mem_prealloc) {
  1854. if (!soc->cdp_soc.ol_ops->dp_prealloc_put_consistent) {
  1855. dp_warn("dp_prealloc_put_consistent is null!");
  1856. QDF_BUG(0);
  1857. return;
  1858. }
  1859. soc->cdp_soc.ol_ops->dp_prealloc_put_consistent
  1860. (srng->alloc_size,
  1861. srng->base_vaddr_unaligned,
  1862. srng->base_paddr_unaligned);
  1863. } else {
  1864. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1865. srng->alloc_size,
  1866. srng->base_vaddr_unaligned,
  1867. srng->base_paddr_unaligned, 0);
  1868. }
  1869. }
  1870. void dp_desc_multi_pages_mem_alloc(struct dp_soc *soc,
  1871. enum dp_desc_type desc_type,
  1872. struct qdf_mem_multi_page_t *pages,
  1873. size_t element_size,
  1874. uint32_t element_num,
  1875. qdf_dma_context_t memctxt,
  1876. bool cacheable)
  1877. {
  1878. if (!soc->cdp_soc.ol_ops->dp_get_multi_pages) {
  1879. dp_warn("dp_get_multi_pages is null!");
  1880. goto qdf;
  1881. }
  1882. pages->num_pages = 0;
  1883. pages->is_mem_prealloc = 0;
  1884. soc->cdp_soc.ol_ops->dp_get_multi_pages(desc_type,
  1885. element_size,
  1886. element_num,
  1887. pages,
  1888. cacheable);
  1889. if (pages->num_pages)
  1890. goto end;
  1891. qdf:
  1892. qdf_mem_multi_pages_alloc(soc->osdev, pages, element_size,
  1893. element_num, memctxt, cacheable);
  1894. end:
  1895. dp_info("%s desc_type %d element_size %d element_num %d cacheable %d",
  1896. pages->is_mem_prealloc ? "pre-alloc" : "dynamic-alloc",
  1897. desc_type, (int)element_size, element_num, cacheable);
  1898. }
  1899. void dp_desc_multi_pages_mem_free(struct dp_soc *soc,
  1900. enum dp_desc_type desc_type,
  1901. struct qdf_mem_multi_page_t *pages,
  1902. qdf_dma_context_t memctxt,
  1903. bool cacheable)
  1904. {
  1905. if (pages->is_mem_prealloc) {
  1906. if (!soc->cdp_soc.ol_ops->dp_put_multi_pages) {
  1907. dp_warn("dp_put_multi_pages is null!");
  1908. QDF_BUG(0);
  1909. return;
  1910. }
  1911. soc->cdp_soc.ol_ops->dp_put_multi_pages(desc_type, pages);
  1912. qdf_mem_zero(pages, sizeof(*pages));
  1913. } else {
  1914. qdf_mem_multi_pages_free(soc->osdev, pages,
  1915. memctxt, cacheable);
  1916. }
  1917. }
  1918. #else
  1919. static inline
  1920. void *dp_srng_aligned_mem_alloc_consistent(struct dp_soc *soc,
  1921. struct dp_srng *srng,
  1922. uint32_t ring_type)
  1923. {
  1924. void *mem;
  1925. mem = qdf_aligned_mem_alloc_consistent(soc->osdev, &srng->alloc_size,
  1926. &srng->base_vaddr_unaligned,
  1927. &srng->base_paddr_unaligned,
  1928. &srng->base_paddr_aligned,
  1929. DP_RING_BASE_ALIGN);
  1930. if (mem)
  1931. qdf_mem_set(srng->base_vaddr_unaligned, 0, srng->alloc_size);
  1932. return mem;
  1933. }
  1934. static inline void dp_srng_mem_free_consistent(struct dp_soc *soc,
  1935. struct dp_srng *srng)
  1936. {
  1937. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1938. srng->alloc_size,
  1939. srng->base_vaddr_unaligned,
  1940. srng->base_paddr_unaligned, 0);
  1941. }
  1942. #endif /* DP_MEM_PRE_ALLOC */
  1943. #ifdef QCA_SUPPORT_WDS_EXTENDED
  1944. bool dp_vdev_is_wds_ext_enabled(struct dp_vdev *vdev)
  1945. {
  1946. return vdev->wds_ext_enabled;
  1947. }
  1948. #else
  1949. bool dp_vdev_is_wds_ext_enabled(struct dp_vdev *vdev)
  1950. {
  1951. return false;
  1952. }
  1953. #endif
  1954. void dp_pdev_update_fast_rx_flag(struct dp_soc *soc, struct dp_pdev *pdev)
  1955. {
  1956. struct dp_vdev *vdev = NULL;
  1957. uint8_t rx_fast_flag = true;
  1958. if (wlan_cfg_is_rx_flow_tag_enabled(soc->wlan_cfg_ctx)) {
  1959. rx_fast_flag = false;
  1960. goto update_flag;
  1961. }
  1962. /* Check if protocol tagging enable */
  1963. if (pdev->is_rx_protocol_tagging_enabled) {
  1964. rx_fast_flag = false;
  1965. goto update_flag;
  1966. }
  1967. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1968. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  1969. /* Check if any VDEV has NAWDS enabled */
  1970. if (vdev->nawds_enabled) {
  1971. rx_fast_flag = false;
  1972. break;
  1973. }
  1974. /* Check if any VDEV has multipass enabled */
  1975. if (vdev->multipass_en) {
  1976. rx_fast_flag = false;
  1977. break;
  1978. }
  1979. /* Check if any VDEV has mesh enabled */
  1980. if (vdev->mesh_vdev) {
  1981. rx_fast_flag = false;
  1982. break;
  1983. }
  1984. /* Check if any VDEV has WDS ext enabled */
  1985. if (dp_vdev_is_wds_ext_enabled(vdev)) {
  1986. rx_fast_flag = false;
  1987. break;
  1988. }
  1989. }
  1990. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1991. update_flag:
  1992. dp_init_info("Updated Rx fast flag to %u", rx_fast_flag);
  1993. pdev->rx_fast_flag = rx_fast_flag;
  1994. }
  1995. void dp_srng_free(struct dp_soc *soc, struct dp_srng *srng)
  1996. {
  1997. if (srng->alloc_size && srng->base_vaddr_unaligned) {
  1998. if (!srng->cached) {
  1999. dp_srng_mem_free_consistent(soc, srng);
  2000. } else {
  2001. qdf_mem_free(srng->base_vaddr_unaligned);
  2002. }
  2003. srng->alloc_size = 0;
  2004. srng->base_vaddr_unaligned = NULL;
  2005. }
  2006. srng->hal_srng = NULL;
  2007. }
  2008. qdf_export_symbol(dp_srng_free);
  2009. #ifdef DISABLE_MON_RING_MSI_CFG
  2010. /**
  2011. * dp_skip_msi_cfg() - Check if msi cfg has to be skipped for ring_type
  2012. * @soc: DP SoC context
  2013. * @ring_type: sring type
  2014. *
  2015. * Return: True if msi cfg should be skipped for srng type else false
  2016. */
  2017. static inline bool dp_skip_msi_cfg(struct dp_soc *soc, int ring_type)
  2018. {
  2019. if (ring_type == RXDMA_MONITOR_STATUS)
  2020. return true;
  2021. return false;
  2022. }
  2023. #else
  2024. #ifdef DP_CON_MON_MSI_ENABLED
  2025. static inline bool dp_skip_msi_cfg(struct dp_soc *soc, int ring_type)
  2026. {
  2027. if (soc->cdp_soc.ol_ops->get_con_mode &&
  2028. soc->cdp_soc.ol_ops->get_con_mode() == QDF_GLOBAL_MONITOR_MODE) {
  2029. if (ring_type == REO_DST || ring_type == RXDMA_DST)
  2030. return true;
  2031. } else if (ring_type == RXDMA_MONITOR_STATUS) {
  2032. return true;
  2033. }
  2034. return false;
  2035. }
  2036. #else
  2037. static inline bool dp_skip_msi_cfg(struct dp_soc *soc, int ring_type)
  2038. {
  2039. return false;
  2040. }
  2041. #endif /* DP_CON_MON_MSI_ENABLED */
  2042. #endif /* DISABLE_MON_RING_MSI_CFG */
  2043. #ifdef DP_UMAC_HW_RESET_SUPPORT
  2044. static bool dp_check_umac_reset_in_progress(struct dp_soc *soc)
  2045. {
  2046. return !!soc->umac_reset_ctx.intr_ctx_bkp;
  2047. }
  2048. #else
  2049. static bool dp_check_umac_reset_in_progress(struct dp_soc *soc)
  2050. {
  2051. return false;
  2052. }
  2053. #endif
  2054. QDF_STATUS dp_srng_init_idx(struct dp_soc *soc, struct dp_srng *srng,
  2055. int ring_type, int ring_num, int mac_id,
  2056. uint32_t idx)
  2057. {
  2058. bool idle_check;
  2059. hal_soc_handle_t hal_soc = soc->hal_soc;
  2060. struct hal_srng_params ring_params;
  2061. if (srng->hal_srng) {
  2062. dp_init_err("%pK: Ring type: %d, num:%d is already initialized",
  2063. soc, ring_type, ring_num);
  2064. return QDF_STATUS_SUCCESS;
  2065. }
  2066. /* memset the srng ring to zero */
  2067. qdf_mem_zero(srng->base_vaddr_unaligned, srng->alloc_size);
  2068. qdf_mem_zero(&ring_params, sizeof(struct hal_srng_params));
  2069. ring_params.ring_base_paddr = srng->base_paddr_aligned;
  2070. ring_params.ring_base_vaddr = srng->base_vaddr_aligned;
  2071. ring_params.num_entries = srng->num_entries;
  2072. dp_info("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u",
  2073. ring_type, ring_num,
  2074. (void *)ring_params.ring_base_vaddr,
  2075. (void *)ring_params.ring_base_paddr,
  2076. ring_params.num_entries);
  2077. if (soc->intr_mode == DP_INTR_MSI && !dp_skip_msi_cfg(soc, ring_type)) {
  2078. dp_srng_msi_setup(soc, srng, &ring_params, ring_type, ring_num);
  2079. dp_verbose_debug("Using MSI for ring_type: %d, ring_num %d",
  2080. ring_type, ring_num);
  2081. } else {
  2082. ring_params.msi_data = 0;
  2083. ring_params.msi_addr = 0;
  2084. dp_srng_set_msi2_ring_params(soc, &ring_params, 0, 0);
  2085. dp_verbose_debug("Skipping MSI for ring_type: %d, ring_num %d",
  2086. ring_type, ring_num);
  2087. }
  2088. dp_srng_configure_interrupt_thresholds(soc, &ring_params,
  2089. ring_type, ring_num,
  2090. srng->num_entries);
  2091. dp_srng_set_nf_thresholds(soc, srng, &ring_params);
  2092. if (srng->cached)
  2093. ring_params.flags |= HAL_SRNG_CACHED_DESC;
  2094. idle_check = dp_check_umac_reset_in_progress(soc);
  2095. srng->hal_srng = hal_srng_setup_idx(hal_soc, ring_type, ring_num,
  2096. mac_id, &ring_params, idle_check,
  2097. idx);
  2098. if (!srng->hal_srng) {
  2099. dp_srng_free(soc, srng);
  2100. return QDF_STATUS_E_FAILURE;
  2101. }
  2102. return QDF_STATUS_SUCCESS;
  2103. }
  2104. qdf_export_symbol(dp_srng_init_idx);
  2105. QDF_STATUS dp_srng_init(struct dp_soc *soc, struct dp_srng *srng, int ring_type,
  2106. int ring_num, int mac_id)
  2107. {
  2108. return dp_srng_init_idx(soc, srng, ring_type, ring_num, mac_id, 0);
  2109. }
  2110. qdf_export_symbol(dp_srng_init);
  2111. QDF_STATUS dp_srng_alloc(struct dp_soc *soc, struct dp_srng *srng,
  2112. int ring_type, uint32_t num_entries,
  2113. bool cached)
  2114. {
  2115. hal_soc_handle_t hal_soc = soc->hal_soc;
  2116. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  2117. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  2118. if (srng->base_vaddr_unaligned) {
  2119. dp_init_err("%pK: Ring type: %d, is already allocated",
  2120. soc, ring_type);
  2121. return QDF_STATUS_SUCCESS;
  2122. }
  2123. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  2124. srng->hal_srng = NULL;
  2125. srng->alloc_size = num_entries * entry_size;
  2126. srng->num_entries = num_entries;
  2127. srng->cached = cached;
  2128. if (!cached) {
  2129. srng->base_vaddr_aligned =
  2130. dp_srng_aligned_mem_alloc_consistent(soc,
  2131. srng,
  2132. ring_type);
  2133. } else {
  2134. srng->base_vaddr_aligned = qdf_aligned_malloc(
  2135. &srng->alloc_size,
  2136. &srng->base_vaddr_unaligned,
  2137. &srng->base_paddr_unaligned,
  2138. &srng->base_paddr_aligned,
  2139. DP_RING_BASE_ALIGN);
  2140. }
  2141. if (!srng->base_vaddr_aligned)
  2142. return QDF_STATUS_E_NOMEM;
  2143. return QDF_STATUS_SUCCESS;
  2144. }
  2145. qdf_export_symbol(dp_srng_alloc);
  2146. void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  2147. int ring_type, int ring_num)
  2148. {
  2149. if (!srng->hal_srng) {
  2150. dp_init_err("%pK: Ring type: %d, num:%d not setup",
  2151. soc, ring_type, ring_num);
  2152. return;
  2153. }
  2154. if (soc->arch_ops.dp_free_ppeds_interrupts)
  2155. soc->arch_ops.dp_free_ppeds_interrupts(soc, srng, ring_type,
  2156. ring_num);
  2157. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  2158. srng->hal_srng = NULL;
  2159. }
  2160. qdf_export_symbol(dp_srng_deinit);
  2161. /* TODO: Need this interface from HIF */
  2162. void *hif_get_hal_handle(struct hif_opaque_softc *hif_handle);
  2163. #ifdef WLAN_FEATURE_DP_EVENT_HISTORY
  2164. int dp_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *dp_soc,
  2165. hal_ring_handle_t hal_ring_hdl)
  2166. {
  2167. hal_soc_handle_t hal_soc = dp_soc->hal_soc;
  2168. uint32_t hp, tp;
  2169. uint8_t ring_id;
  2170. if (!int_ctx)
  2171. return dp_hal_srng_access_start(hal_soc, hal_ring_hdl);
  2172. hal_get_sw_hptp(hal_soc, hal_ring_hdl, &tp, &hp);
  2173. ring_id = hal_srng_ring_id_get(hal_ring_hdl);
  2174. hif_record_event(dp_soc->hif_handle, int_ctx->dp_intr_id,
  2175. ring_id, hp, tp, HIF_EVENT_SRNG_ACCESS_START);
  2176. return dp_hal_srng_access_start(hal_soc, hal_ring_hdl);
  2177. }
  2178. void dp_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *dp_soc,
  2179. hal_ring_handle_t hal_ring_hdl)
  2180. {
  2181. hal_soc_handle_t hal_soc = dp_soc->hal_soc;
  2182. uint32_t hp, tp;
  2183. uint8_t ring_id;
  2184. if (!int_ctx)
  2185. return dp_hal_srng_access_end(hal_soc, hal_ring_hdl);
  2186. hal_get_sw_hptp(hal_soc, hal_ring_hdl, &tp, &hp);
  2187. ring_id = hal_srng_ring_id_get(hal_ring_hdl);
  2188. hif_record_event(dp_soc->hif_handle, int_ctx->dp_intr_id,
  2189. ring_id, hp, tp, HIF_EVENT_SRNG_ACCESS_END);
  2190. return dp_hal_srng_access_end(hal_soc, hal_ring_hdl);
  2191. }
  2192. static inline void dp_srng_record_timer_entry(struct dp_soc *dp_soc,
  2193. uint8_t hist_group_id)
  2194. {
  2195. hif_record_event(dp_soc->hif_handle, hist_group_id,
  2196. 0, 0, 0, HIF_EVENT_TIMER_ENTRY);
  2197. }
  2198. static inline void dp_srng_record_timer_exit(struct dp_soc *dp_soc,
  2199. uint8_t hist_group_id)
  2200. {
  2201. hif_record_event(dp_soc->hif_handle, hist_group_id,
  2202. 0, 0, 0, HIF_EVENT_TIMER_EXIT);
  2203. }
  2204. #else
  2205. static inline void dp_srng_record_timer_entry(struct dp_soc *dp_soc,
  2206. uint8_t hist_group_id)
  2207. {
  2208. }
  2209. static inline void dp_srng_record_timer_exit(struct dp_soc *dp_soc,
  2210. uint8_t hist_group_id)
  2211. {
  2212. }
  2213. #endif /* WLAN_FEATURE_DP_EVENT_HISTORY */
  2214. enum timer_yield_status
  2215. dp_should_timer_irq_yield(struct dp_soc *soc, uint32_t work_done,
  2216. uint64_t start_time)
  2217. {
  2218. uint64_t cur_time = qdf_get_log_timestamp();
  2219. if (!work_done)
  2220. return DP_TIMER_WORK_DONE;
  2221. if (cur_time - start_time > DP_MAX_TIMER_EXEC_TIME_TICKS)
  2222. return DP_TIMER_TIME_EXHAUST;
  2223. return DP_TIMER_NO_YIELD;
  2224. }
  2225. qdf_export_symbol(dp_should_timer_irq_yield);
  2226. static int dp_process_rxdma_dst_ring(struct dp_soc *soc,
  2227. struct dp_intr *int_ctx,
  2228. int mac_for_pdev,
  2229. int total_budget)
  2230. {
  2231. return dp_rxdma_err_process(int_ctx, soc, mac_for_pdev,
  2232. total_budget);
  2233. }
  2234. /**
  2235. * dp_process_lmac_rings() - Process LMAC rings
  2236. * @int_ctx: interrupt context
  2237. * @total_budget: budget of work which can be done
  2238. *
  2239. * Return: work done
  2240. */
  2241. static int dp_process_lmac_rings(struct dp_intr *int_ctx, int total_budget)
  2242. {
  2243. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  2244. struct dp_soc *soc = int_ctx->soc;
  2245. uint32_t remaining_quota = total_budget;
  2246. struct dp_pdev *pdev = NULL;
  2247. uint32_t work_done = 0;
  2248. int budget = total_budget;
  2249. int ring = 0;
  2250. /* Process LMAC interrupts */
  2251. for (ring = 0 ; ring < MAX_NUM_LMAC_HW; ring++) {
  2252. int mac_for_pdev = ring;
  2253. pdev = dp_get_pdev_for_lmac_id(soc, mac_for_pdev);
  2254. if (!pdev)
  2255. continue;
  2256. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  2257. work_done = dp_monitor_process(soc, int_ctx,
  2258. mac_for_pdev,
  2259. remaining_quota);
  2260. if (work_done)
  2261. intr_stats->num_rx_mon_ring_masks++;
  2262. budget -= work_done;
  2263. if (budget <= 0)
  2264. goto budget_done;
  2265. remaining_quota = budget;
  2266. }
  2267. if (int_ctx->tx_mon_ring_mask & (1 << mac_for_pdev)) {
  2268. work_done = dp_tx_mon_process(soc, int_ctx,
  2269. mac_for_pdev,
  2270. remaining_quota);
  2271. if (work_done)
  2272. intr_stats->num_tx_mon_ring_masks++;
  2273. budget -= work_done;
  2274. if (budget <= 0)
  2275. goto budget_done;
  2276. remaining_quota = budget;
  2277. }
  2278. if (int_ctx->rxdma2host_ring_mask &
  2279. (1 << mac_for_pdev)) {
  2280. work_done = dp_process_rxdma_dst_ring(soc, int_ctx,
  2281. mac_for_pdev,
  2282. remaining_quota);
  2283. if (work_done)
  2284. intr_stats->num_rxdma2host_ring_masks++;
  2285. budget -= work_done;
  2286. if (budget <= 0)
  2287. goto budget_done;
  2288. remaining_quota = budget;
  2289. }
  2290. if (int_ctx->host2rxdma_ring_mask & (1 << mac_for_pdev)) {
  2291. union dp_rx_desc_list_elem_t *desc_list = NULL;
  2292. union dp_rx_desc_list_elem_t *tail = NULL;
  2293. struct dp_srng *rx_refill_buf_ring;
  2294. struct rx_desc_pool *rx_desc_pool;
  2295. rx_desc_pool = &soc->rx_desc_buf[mac_for_pdev];
  2296. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  2297. rx_refill_buf_ring =
  2298. &soc->rx_refill_buf_ring[mac_for_pdev];
  2299. else
  2300. rx_refill_buf_ring =
  2301. &soc->rx_refill_buf_ring[pdev->lmac_id];
  2302. intr_stats->num_host2rxdma_ring_masks++;
  2303. dp_rx_buffers_lt_replenish_simple(soc, mac_for_pdev,
  2304. rx_refill_buf_ring,
  2305. rx_desc_pool,
  2306. 0,
  2307. &desc_list,
  2308. &tail);
  2309. }
  2310. }
  2311. if (int_ctx->host2rxdma_mon_ring_mask)
  2312. dp_rx_mon_buf_refill(int_ctx);
  2313. if (int_ctx->host2txmon_ring_mask)
  2314. dp_tx_mon_buf_refill(int_ctx);
  2315. budget_done:
  2316. return total_budget - budget;
  2317. }
  2318. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  2319. /**
  2320. * dp_service_near_full_srngs() - Bottom half handler to process the near
  2321. * full IRQ on a SRNG
  2322. * @dp_ctx: Datapath SoC handle
  2323. * @dp_budget: Number of SRNGs which can be processed in a single attempt
  2324. * without rescheduling
  2325. * @cpu: cpu id
  2326. *
  2327. * Return: remaining budget/quota for the soc device
  2328. */
  2329. static
  2330. uint32_t dp_service_near_full_srngs(void *dp_ctx, uint32_t dp_budget, int cpu)
  2331. {
  2332. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  2333. struct dp_soc *soc = int_ctx->soc;
  2334. /*
  2335. * dp_service_near_full_srngs arch ops should be initialized always
  2336. * if the NEAR FULL IRQ feature is enabled.
  2337. */
  2338. return soc->arch_ops.dp_service_near_full_srngs(soc, int_ctx,
  2339. dp_budget);
  2340. }
  2341. #endif
  2342. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  2343. /**
  2344. * dp_srng_get_cpu() - Get the smp processor id for srng processing
  2345. *
  2346. * Return: smp processor id
  2347. */
  2348. static inline int dp_srng_get_cpu(void)
  2349. {
  2350. return smp_processor_id();
  2351. }
  2352. /**
  2353. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  2354. * @dp_ctx: DP SOC handle
  2355. * @dp_budget: Number of frames/descriptors that can be processed in one shot
  2356. * @cpu: CPU on which this instance is running
  2357. *
  2358. * Return: remaining budget/quota for the soc device
  2359. */
  2360. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget, int cpu)
  2361. {
  2362. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  2363. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  2364. struct dp_soc *soc = int_ctx->soc;
  2365. int ring = 0;
  2366. int index;
  2367. uint32_t work_done = 0;
  2368. int budget = dp_budget;
  2369. uint8_t tx_mask = int_ctx->tx_ring_mask;
  2370. uint8_t rx_mask = int_ctx->rx_ring_mask;
  2371. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  2372. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  2373. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  2374. uint32_t remaining_quota = dp_budget;
  2375. qdf_atomic_set_bit(cpu, &soc->service_rings_running);
  2376. dp_verbose_debug("tx %x rx %x rx_err %x rx_wbm_rel %x reo_status %x rx_mon_ring %x host2rxdma %x rxdma2host %x\n",
  2377. tx_mask, rx_mask, rx_err_mask, rx_wbm_rel_mask,
  2378. reo_status_mask,
  2379. int_ctx->rx_mon_ring_mask,
  2380. int_ctx->host2rxdma_ring_mask,
  2381. int_ctx->rxdma2host_ring_mask);
  2382. /* Process Tx completion interrupts first to return back buffers */
  2383. for (index = 0; index < soc->num_tx_comp_rings; index++) {
  2384. if (!(1 << wlan_cfg_get_wbm_ring_num_for_index(soc->wlan_cfg_ctx, index) & tx_mask))
  2385. continue;
  2386. work_done = dp_tx_comp_handler(int_ctx,
  2387. soc,
  2388. soc->tx_comp_ring[index].hal_srng,
  2389. index, remaining_quota);
  2390. if (work_done) {
  2391. intr_stats->num_tx_ring_masks[index]++;
  2392. dp_verbose_debug("tx mask 0x%x index %d, budget %d, work_done %d",
  2393. tx_mask, index, budget,
  2394. work_done);
  2395. }
  2396. budget -= work_done;
  2397. if (budget <= 0)
  2398. goto budget_done;
  2399. remaining_quota = budget;
  2400. }
  2401. /* Process REO Exception ring interrupt */
  2402. if (rx_err_mask) {
  2403. work_done = dp_rx_err_process(int_ctx, soc,
  2404. soc->reo_exception_ring.hal_srng,
  2405. remaining_quota);
  2406. if (work_done) {
  2407. intr_stats->num_rx_err_ring_masks++;
  2408. dp_verbose_debug("REO Exception Ring: work_done %d budget %d",
  2409. work_done, budget);
  2410. }
  2411. budget -= work_done;
  2412. if (budget <= 0) {
  2413. goto budget_done;
  2414. }
  2415. remaining_quota = budget;
  2416. }
  2417. /* Process Rx WBM release ring interrupt */
  2418. if (rx_wbm_rel_mask) {
  2419. work_done = dp_rx_wbm_err_process(int_ctx, soc,
  2420. soc->rx_rel_ring.hal_srng,
  2421. remaining_quota);
  2422. if (work_done) {
  2423. intr_stats->num_rx_wbm_rel_ring_masks++;
  2424. dp_verbose_debug("WBM Release Ring: work_done %d budget %d",
  2425. work_done, budget);
  2426. }
  2427. budget -= work_done;
  2428. if (budget <= 0) {
  2429. goto budget_done;
  2430. }
  2431. remaining_quota = budget;
  2432. }
  2433. /* Process Rx interrupts */
  2434. if (rx_mask) {
  2435. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  2436. if (!(rx_mask & (1 << ring)))
  2437. continue;
  2438. work_done = soc->arch_ops.dp_rx_process(int_ctx,
  2439. soc->reo_dest_ring[ring].hal_srng,
  2440. ring,
  2441. remaining_quota);
  2442. if (work_done) {
  2443. intr_stats->num_rx_ring_masks[ring]++;
  2444. dp_verbose_debug("rx mask 0x%x ring %d, work_done %d budget %d",
  2445. rx_mask, ring,
  2446. work_done, budget);
  2447. budget -= work_done;
  2448. if (budget <= 0)
  2449. goto budget_done;
  2450. remaining_quota = budget;
  2451. }
  2452. }
  2453. }
  2454. if (reo_status_mask) {
  2455. if (dp_reo_status_ring_handler(int_ctx, soc))
  2456. int_ctx->intr_stats.num_reo_status_ring_masks++;
  2457. }
  2458. if (qdf_unlikely(!dp_monitor_is_vdev_timer_running(soc))) {
  2459. work_done = dp_process_lmac_rings(int_ctx, remaining_quota);
  2460. if (work_done) {
  2461. budget -= work_done;
  2462. if (budget <= 0)
  2463. goto budget_done;
  2464. remaining_quota = budget;
  2465. }
  2466. }
  2467. qdf_lro_flush(int_ctx->lro_ctx);
  2468. intr_stats->num_masks++;
  2469. budget_done:
  2470. qdf_atomic_clear_bit(cpu, &soc->service_rings_running);
  2471. if (soc->notify_fw_callback)
  2472. soc->notify_fw_callback(soc);
  2473. return dp_budget - budget;
  2474. }
  2475. #else /* QCA_HOST_MODE_WIFI_DISABLED */
  2476. /**
  2477. * dp_srng_get_cpu() - Get the smp processor id for srng processing
  2478. *
  2479. * Return: smp processor id
  2480. */
  2481. static inline int dp_srng_get_cpu(void)
  2482. {
  2483. return 0;
  2484. }
  2485. /**
  2486. * dp_service_srngs() - Top level handler for DP Monitor Ring interrupts
  2487. * @dp_ctx: DP SOC handle
  2488. * @dp_budget: Number of frames/descriptors that can be processed in one shot
  2489. * @cpu: CPU on which this instance is running
  2490. *
  2491. * Return: remaining budget/quota for the soc device
  2492. */
  2493. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget, int cpu)
  2494. {
  2495. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  2496. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  2497. struct dp_soc *soc = int_ctx->soc;
  2498. uint32_t remaining_quota = dp_budget;
  2499. uint32_t work_done = 0;
  2500. int budget = dp_budget;
  2501. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  2502. if (reo_status_mask) {
  2503. if (dp_reo_status_ring_handler(int_ctx, soc))
  2504. int_ctx->intr_stats.num_reo_status_ring_masks++;
  2505. }
  2506. if (qdf_unlikely(!dp_monitor_is_vdev_timer_running(soc))) {
  2507. work_done = dp_process_lmac_rings(int_ctx, remaining_quota);
  2508. if (work_done) {
  2509. budget -= work_done;
  2510. if (budget <= 0)
  2511. goto budget_done;
  2512. remaining_quota = budget;
  2513. }
  2514. }
  2515. qdf_lro_flush(int_ctx->lro_ctx);
  2516. intr_stats->num_masks++;
  2517. budget_done:
  2518. return dp_budget - budget;
  2519. }
  2520. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2521. /**
  2522. * dp_interrupt_timer() - timer poll for interrupts
  2523. * @arg: SoC Handle
  2524. *
  2525. * Return:
  2526. *
  2527. */
  2528. static void dp_interrupt_timer(void *arg)
  2529. {
  2530. struct dp_soc *soc = (struct dp_soc *) arg;
  2531. struct dp_pdev *pdev = soc->pdev_list[0];
  2532. enum timer_yield_status yield = DP_TIMER_NO_YIELD;
  2533. uint32_t work_done = 0, total_work_done = 0;
  2534. int budget = 0xffff, i;
  2535. uint32_t remaining_quota = budget;
  2536. uint64_t start_time;
  2537. uint32_t lmac_id = DP_MON_INVALID_LMAC_ID;
  2538. uint8_t dp_intr_id = wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx);
  2539. uint32_t lmac_iter;
  2540. int max_mac_rings = wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2541. enum reg_wifi_band mon_band;
  2542. int cpu = dp_srng_get_cpu();
  2543. /*
  2544. * this logic makes all data path interfacing rings (UMAC/LMAC)
  2545. * and Monitor rings polling mode when NSS offload is disabled
  2546. */
  2547. if (wlan_cfg_is_poll_mode_enabled(soc->wlan_cfg_ctx) &&
  2548. !wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  2549. if (qdf_atomic_read(&soc->cmn_init_done)) {
  2550. for (i = 0; i < wlan_cfg_get_num_contexts(
  2551. soc->wlan_cfg_ctx); i++)
  2552. dp_service_srngs(&soc->intr_ctx[i], 0xffff,
  2553. cpu);
  2554. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2555. }
  2556. return;
  2557. }
  2558. if (!qdf_atomic_read(&soc->cmn_init_done))
  2559. return;
  2560. if (dp_monitor_is_chan_band_known(pdev)) {
  2561. mon_band = dp_monitor_get_chan_band(pdev);
  2562. lmac_id = pdev->ch_band_lmac_id_mapping[mon_band];
  2563. if (qdf_likely(lmac_id != DP_MON_INVALID_LMAC_ID)) {
  2564. dp_intr_id = soc->mon_intr_id_lmac_map[lmac_id];
  2565. dp_srng_record_timer_entry(soc, dp_intr_id);
  2566. }
  2567. }
  2568. start_time = qdf_get_log_timestamp();
  2569. dp_update_num_mac_rings_for_dbs(soc, &max_mac_rings);
  2570. while (yield == DP_TIMER_NO_YIELD) {
  2571. for (lmac_iter = 0; lmac_iter < max_mac_rings; lmac_iter++) {
  2572. if (lmac_iter == lmac_id)
  2573. work_done = dp_monitor_process(soc,
  2574. &soc->intr_ctx[dp_intr_id],
  2575. lmac_iter, remaining_quota);
  2576. else
  2577. work_done =
  2578. dp_monitor_drop_packets_for_mac(pdev,
  2579. lmac_iter,
  2580. remaining_quota);
  2581. if (work_done) {
  2582. budget -= work_done;
  2583. if (budget <= 0) {
  2584. yield = DP_TIMER_WORK_EXHAUST;
  2585. goto budget_done;
  2586. }
  2587. remaining_quota = budget;
  2588. total_work_done += work_done;
  2589. }
  2590. }
  2591. yield = dp_should_timer_irq_yield(soc, total_work_done,
  2592. start_time);
  2593. total_work_done = 0;
  2594. }
  2595. budget_done:
  2596. if (yield == DP_TIMER_WORK_EXHAUST ||
  2597. yield == DP_TIMER_TIME_EXHAUST)
  2598. qdf_timer_mod(&soc->int_timer, 1);
  2599. else
  2600. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2601. if (lmac_id != DP_MON_INVALID_LMAC_ID)
  2602. dp_srng_record_timer_exit(soc, dp_intr_id);
  2603. }
  2604. #ifdef WLAN_FEATURE_DP_EVENT_HISTORY
  2605. static inline bool dp_is_mon_mask_valid(struct dp_soc *soc,
  2606. struct dp_intr *intr_ctx)
  2607. {
  2608. if (intr_ctx->rx_mon_ring_mask)
  2609. return true;
  2610. return false;
  2611. }
  2612. #else
  2613. static inline bool dp_is_mon_mask_valid(struct dp_soc *soc,
  2614. struct dp_intr *intr_ctx)
  2615. {
  2616. return false;
  2617. }
  2618. #endif
  2619. /**
  2620. * dp_soc_attach_poll() - Register handlers for DP interrupts
  2621. * @txrx_soc: DP SOC handle
  2622. *
  2623. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  2624. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  2625. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  2626. *
  2627. * Return: 0 for success, nonzero for failure.
  2628. */
  2629. static QDF_STATUS dp_soc_attach_poll(struct cdp_soc_t *txrx_soc)
  2630. {
  2631. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2632. int i;
  2633. int lmac_id = 0;
  2634. qdf_mem_set(&soc->mon_intr_id_lmac_map,
  2635. sizeof(soc->mon_intr_id_lmac_map), DP_MON_INVALID_LMAC_ID);
  2636. soc->intr_mode = DP_INTR_POLL;
  2637. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  2638. soc->intr_ctx[i].dp_intr_id = i;
  2639. soc->intr_ctx[i].tx_ring_mask =
  2640. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  2641. soc->intr_ctx[i].rx_ring_mask =
  2642. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  2643. soc->intr_ctx[i].rx_mon_ring_mask =
  2644. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  2645. soc->intr_ctx[i].rx_err_ring_mask =
  2646. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  2647. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  2648. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  2649. soc->intr_ctx[i].reo_status_ring_mask =
  2650. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  2651. soc->intr_ctx[i].rxdma2host_ring_mask =
  2652. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  2653. soc->intr_ctx[i].soc = soc;
  2654. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  2655. if (dp_is_mon_mask_valid(soc, &soc->intr_ctx[i])) {
  2656. hif_event_history_init(soc->hif_handle, i);
  2657. soc->mon_intr_id_lmac_map[lmac_id] = i;
  2658. lmac_id++;
  2659. }
  2660. }
  2661. qdf_timer_init(soc->osdev, &soc->int_timer,
  2662. dp_interrupt_timer, (void *)soc,
  2663. QDF_TIMER_TYPE_WAKE_APPS);
  2664. return QDF_STATUS_SUCCESS;
  2665. }
  2666. /**
  2667. * dp_soc_set_interrupt_mode() - Set the interrupt mode in soc
  2668. * @soc: DP soc handle
  2669. *
  2670. * Set the appropriate interrupt mode flag in the soc
  2671. */
  2672. static void dp_soc_set_interrupt_mode(struct dp_soc *soc)
  2673. {
  2674. uint32_t msi_base_data, msi_vector_start;
  2675. int msi_vector_count, ret;
  2676. soc->intr_mode = DP_INTR_INTEGRATED;
  2677. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  2678. (dp_is_monitor_mode_using_poll(soc) &&
  2679. soc->cdp_soc.ol_ops->get_con_mode &&
  2680. soc->cdp_soc.ol_ops->get_con_mode() == QDF_GLOBAL_MONITOR_MODE)) {
  2681. soc->intr_mode = DP_INTR_POLL;
  2682. } else {
  2683. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  2684. &msi_vector_count,
  2685. &msi_base_data,
  2686. &msi_vector_start);
  2687. if (ret)
  2688. return;
  2689. soc->intr_mode = DP_INTR_MSI;
  2690. }
  2691. }
  2692. static QDF_STATUS dp_soc_interrupt_attach(struct cdp_soc_t *txrx_soc);
  2693. #if defined(DP_INTR_POLL_BOTH)
  2694. /**
  2695. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  2696. * @txrx_soc: DP SOC handle
  2697. *
  2698. * Call the appropriate attach function based on the mode of operation.
  2699. * This is a WAR for enabling monitor mode.
  2700. *
  2701. * Return: 0 for success. nonzero for failure.
  2702. */
  2703. static QDF_STATUS dp_soc_interrupt_attach_wrapper(struct cdp_soc_t *txrx_soc)
  2704. {
  2705. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2706. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  2707. (dp_is_monitor_mode_using_poll(soc) &&
  2708. soc->cdp_soc.ol_ops->get_con_mode &&
  2709. soc->cdp_soc.ol_ops->get_con_mode() ==
  2710. QDF_GLOBAL_MONITOR_MODE)) {
  2711. dp_info("Poll mode");
  2712. return dp_soc_attach_poll(txrx_soc);
  2713. } else {
  2714. dp_info("Interrupt mode");
  2715. return dp_soc_interrupt_attach(txrx_soc);
  2716. }
  2717. }
  2718. #else
  2719. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  2720. static QDF_STATUS dp_soc_interrupt_attach_wrapper(struct cdp_soc_t *txrx_soc)
  2721. {
  2722. return dp_soc_attach_poll(txrx_soc);
  2723. }
  2724. #else
  2725. static QDF_STATUS dp_soc_interrupt_attach_wrapper(struct cdp_soc_t *txrx_soc)
  2726. {
  2727. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2728. if (wlan_cfg_is_poll_mode_enabled(soc->wlan_cfg_ctx))
  2729. return dp_soc_attach_poll(txrx_soc);
  2730. else
  2731. return dp_soc_interrupt_attach(txrx_soc);
  2732. }
  2733. #endif
  2734. #endif
  2735. #ifdef QCA_SUPPORT_LEGACY_INTERRUPTS
  2736. /**
  2737. * dp_soc_interrupt_map_calculate_wifi3_pci_legacy() -
  2738. * Calculate interrupt map for legacy interrupts
  2739. * @soc: DP soc handle
  2740. * @intr_ctx_num: Interrupt context number
  2741. * @irq_id_map: IRQ map
  2742. * @num_irq_r: Number of interrupts assigned for this context
  2743. *
  2744. * Return: void
  2745. */
  2746. static void dp_soc_interrupt_map_calculate_wifi3_pci_legacy(struct dp_soc *soc,
  2747. int intr_ctx_num,
  2748. int *irq_id_map,
  2749. int *num_irq_r)
  2750. {
  2751. int j;
  2752. int num_irq = 0;
  2753. int tx_mask = wlan_cfg_get_tx_ring_mask(
  2754. soc->wlan_cfg_ctx, intr_ctx_num);
  2755. int rx_mask = wlan_cfg_get_rx_ring_mask(
  2756. soc->wlan_cfg_ctx, intr_ctx_num);
  2757. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  2758. soc->wlan_cfg_ctx, intr_ctx_num);
  2759. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  2760. soc->wlan_cfg_ctx, intr_ctx_num);
  2761. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  2762. soc->wlan_cfg_ctx, intr_ctx_num);
  2763. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  2764. soc->wlan_cfg_ctx, intr_ctx_num);
  2765. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  2766. soc->wlan_cfg_ctx, intr_ctx_num);
  2767. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  2768. soc->wlan_cfg_ctx, intr_ctx_num);
  2769. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  2770. soc->wlan_cfg_ctx, intr_ctx_num);
  2771. soc->intr_mode = DP_INTR_LEGACY_VIRTUAL_IRQ;
  2772. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  2773. if (tx_mask & (1 << j))
  2774. irq_id_map[num_irq++] = (wbm2sw0_release - j);
  2775. if (rx_mask & (1 << j))
  2776. irq_id_map[num_irq++] = (reo2sw1_intr - j);
  2777. if (rx_mon_mask & (1 << j))
  2778. irq_id_map[num_irq++] = (rxmon2sw_p0_dest0 - j);
  2779. if (rx_err_ring_mask & (1 << j))
  2780. irq_id_map[num_irq++] = (reo2sw0_intr - j);
  2781. if (rx_wbm_rel_ring_mask & (1 << j))
  2782. irq_id_map[num_irq++] = (wbm2sw5_release - j);
  2783. if (reo_status_ring_mask & (1 << j))
  2784. irq_id_map[num_irq++] = (reo_status - j);
  2785. if (rxdma2host_ring_mask & (1 << j))
  2786. irq_id_map[num_irq++] = (rxdma2sw_dst_ring0 - j);
  2787. if (host2rxdma_ring_mask & (1 << j))
  2788. irq_id_map[num_irq++] = (sw2rxdma_0 - j);
  2789. if (host2rxdma_mon_ring_mask & (1 << j))
  2790. irq_id_map[num_irq++] = (sw2rxmon_src_ring - j);
  2791. }
  2792. *num_irq_r = num_irq;
  2793. }
  2794. #else
  2795. static void dp_soc_interrupt_map_calculate_wifi3_pci_legacy(struct dp_soc *soc,
  2796. int intr_ctx_num,
  2797. int *irq_id_map,
  2798. int *num_irq_r)
  2799. {
  2800. }
  2801. #endif
  2802. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  2803. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  2804. {
  2805. int j;
  2806. int num_irq = 0;
  2807. int tx_mask =
  2808. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  2809. int rx_mask =
  2810. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  2811. int rx_mon_mask =
  2812. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  2813. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  2814. soc->wlan_cfg_ctx, intr_ctx_num);
  2815. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  2816. soc->wlan_cfg_ctx, intr_ctx_num);
  2817. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  2818. soc->wlan_cfg_ctx, intr_ctx_num);
  2819. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  2820. soc->wlan_cfg_ctx, intr_ctx_num);
  2821. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  2822. soc->wlan_cfg_ctx, intr_ctx_num);
  2823. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  2824. soc->wlan_cfg_ctx, intr_ctx_num);
  2825. int host2txmon_ring_mask = wlan_cfg_get_host2txmon_ring_mask(
  2826. soc->wlan_cfg_ctx, intr_ctx_num);
  2827. int txmon2host_mon_ring_mask = wlan_cfg_get_tx_mon_ring_mask(
  2828. soc->wlan_cfg_ctx, intr_ctx_num);
  2829. int umac_reset_mask = wlan_cfg_get_umac_reset_intr_mask(
  2830. soc->wlan_cfg_ctx, intr_ctx_num);
  2831. soc->intr_mode = DP_INTR_INTEGRATED;
  2832. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  2833. if (tx_mask & (1 << j)) {
  2834. irq_id_map[num_irq++] =
  2835. (wbm2host_tx_completions_ring1 - j);
  2836. }
  2837. if (rx_mask & (1 << j)) {
  2838. irq_id_map[num_irq++] =
  2839. (reo2host_destination_ring1 - j);
  2840. }
  2841. if (rxdma2host_ring_mask & (1 << j)) {
  2842. irq_id_map[num_irq++] =
  2843. rxdma2host_destination_ring_mac1 - j;
  2844. }
  2845. if (host2rxdma_ring_mask & (1 << j)) {
  2846. irq_id_map[num_irq++] =
  2847. host2rxdma_host_buf_ring_mac1 - j;
  2848. }
  2849. if (host2rxdma_mon_ring_mask & (1 << j)) {
  2850. irq_id_map[num_irq++] =
  2851. host2rxdma_monitor_ring1 - j;
  2852. }
  2853. if (rx_mon_mask & (1 << j)) {
  2854. irq_id_map[num_irq++] =
  2855. ppdu_end_interrupts_mac1 - j;
  2856. irq_id_map[num_irq++] =
  2857. rxdma2host_monitor_status_ring_mac1 - j;
  2858. irq_id_map[num_irq++] =
  2859. rxdma2host_monitor_destination_mac1 - j;
  2860. }
  2861. if (rx_wbm_rel_ring_mask & (1 << j))
  2862. irq_id_map[num_irq++] = wbm2host_rx_release;
  2863. if (rx_err_ring_mask & (1 << j))
  2864. irq_id_map[num_irq++] = reo2host_exception;
  2865. if (reo_status_ring_mask & (1 << j))
  2866. irq_id_map[num_irq++] = reo2host_status;
  2867. if (host2txmon_ring_mask & (1 << j))
  2868. irq_id_map[num_irq++] = host2tx_monitor_ring1;
  2869. if (txmon2host_mon_ring_mask & (1 << j)) {
  2870. irq_id_map[num_irq++] =
  2871. (txmon2host_monitor_destination_mac1 - j);
  2872. }
  2873. if (umac_reset_mask & (1 << j))
  2874. irq_id_map[num_irq++] = (umac_reset - j);
  2875. }
  2876. *num_irq_r = num_irq;
  2877. }
  2878. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  2879. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  2880. int msi_vector_count, int msi_vector_start)
  2881. {
  2882. int tx_mask = wlan_cfg_get_tx_ring_mask(
  2883. soc->wlan_cfg_ctx, intr_ctx_num);
  2884. int rx_mask = wlan_cfg_get_rx_ring_mask(
  2885. soc->wlan_cfg_ctx, intr_ctx_num);
  2886. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  2887. soc->wlan_cfg_ctx, intr_ctx_num);
  2888. int tx_mon_mask = wlan_cfg_get_tx_mon_ring_mask(
  2889. soc->wlan_cfg_ctx, intr_ctx_num);
  2890. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  2891. soc->wlan_cfg_ctx, intr_ctx_num);
  2892. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  2893. soc->wlan_cfg_ctx, intr_ctx_num);
  2894. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  2895. soc->wlan_cfg_ctx, intr_ctx_num);
  2896. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  2897. soc->wlan_cfg_ctx, intr_ctx_num);
  2898. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  2899. soc->wlan_cfg_ctx, intr_ctx_num);
  2900. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  2901. soc->wlan_cfg_ctx, intr_ctx_num);
  2902. int rx_near_full_grp_1_mask =
  2903. wlan_cfg_get_rx_near_full_grp_1_mask(soc->wlan_cfg_ctx,
  2904. intr_ctx_num);
  2905. int rx_near_full_grp_2_mask =
  2906. wlan_cfg_get_rx_near_full_grp_2_mask(soc->wlan_cfg_ctx,
  2907. intr_ctx_num);
  2908. int tx_ring_near_full_mask =
  2909. wlan_cfg_get_tx_ring_near_full_mask(soc->wlan_cfg_ctx,
  2910. intr_ctx_num);
  2911. int host2txmon_ring_mask =
  2912. wlan_cfg_get_host2txmon_ring_mask(soc->wlan_cfg_ctx,
  2913. intr_ctx_num);
  2914. unsigned int vector =
  2915. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  2916. int num_irq = 0;
  2917. soc->intr_mode = DP_INTR_MSI;
  2918. if (tx_mask | rx_mask | rx_mon_mask | tx_mon_mask | rx_err_ring_mask |
  2919. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask |
  2920. host2rxdma_ring_mask | host2rxdma_mon_ring_mask |
  2921. rx_near_full_grp_1_mask | rx_near_full_grp_2_mask |
  2922. tx_ring_near_full_mask | host2txmon_ring_mask)
  2923. irq_id_map[num_irq++] =
  2924. pld_get_msi_irq(soc->osdev->dev, vector);
  2925. *num_irq_r = num_irq;
  2926. }
  2927. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  2928. int *irq_id_map, int *num_irq)
  2929. {
  2930. int msi_vector_count, ret;
  2931. uint32_t msi_base_data, msi_vector_start;
  2932. if (pld_get_enable_intx(soc->osdev->dev)) {
  2933. return dp_soc_interrupt_map_calculate_wifi3_pci_legacy(soc,
  2934. intr_ctx_num, irq_id_map, num_irq);
  2935. }
  2936. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  2937. &msi_vector_count,
  2938. &msi_base_data,
  2939. &msi_vector_start);
  2940. if (ret)
  2941. return dp_soc_interrupt_map_calculate_integrated(soc,
  2942. intr_ctx_num, irq_id_map, num_irq);
  2943. else
  2944. dp_soc_interrupt_map_calculate_msi(soc,
  2945. intr_ctx_num, irq_id_map, num_irq,
  2946. msi_vector_count, msi_vector_start);
  2947. }
  2948. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  2949. /**
  2950. * dp_soc_near_full_interrupt_attach() - Register handler for DP near fill irq
  2951. * @soc: DP soc handle
  2952. * @num_irq: IRQ number
  2953. * @irq_id_map: IRQ map
  2954. * @intr_id: interrupt context ID
  2955. *
  2956. * Return: 0 for success. nonzero for failure.
  2957. */
  2958. static inline int
  2959. dp_soc_near_full_interrupt_attach(struct dp_soc *soc, int num_irq,
  2960. int irq_id_map[], int intr_id)
  2961. {
  2962. return hif_register_ext_group(soc->hif_handle,
  2963. num_irq, irq_id_map,
  2964. dp_service_near_full_srngs,
  2965. &soc->intr_ctx[intr_id], "dp_nf_intr",
  2966. HIF_EXEC_NAPI_TYPE,
  2967. QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  2968. }
  2969. #else
  2970. static inline int
  2971. dp_soc_near_full_interrupt_attach(struct dp_soc *soc, int num_irq,
  2972. int *irq_id_map, int intr_id)
  2973. {
  2974. return 0;
  2975. }
  2976. #endif
  2977. #ifdef DP_CON_MON_MSI_SKIP_SET
  2978. static inline bool dp_skip_rx_mon_ring_mask_set(struct dp_soc *soc)
  2979. {
  2980. return !!(soc->cdp_soc.ol_ops->get_con_mode() !=
  2981. QDF_GLOBAL_MONITOR_MODE);
  2982. }
  2983. #else
  2984. static inline bool dp_skip_rx_mon_ring_mask_set(struct dp_soc *soc)
  2985. {
  2986. return false;
  2987. }
  2988. #endif
  2989. /**
  2990. * dp_soc_ppeds_stop() - Stop PPE DS processing
  2991. * @soc_handle: DP SOC handle
  2992. *
  2993. * Return: none
  2994. */
  2995. static void dp_soc_ppeds_stop(struct cdp_soc_t *soc_handle)
  2996. {
  2997. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  2998. if (soc->arch_ops.txrx_soc_ppeds_stop)
  2999. soc->arch_ops.txrx_soc_ppeds_stop(soc);
  3000. }
  3001. void dp_soc_interrupt_detach(struct cdp_soc_t *txrx_soc)
  3002. {
  3003. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3004. int i;
  3005. if (soc->intr_mode == DP_INTR_POLL) {
  3006. qdf_timer_free(&soc->int_timer);
  3007. } else {
  3008. hif_deconfigure_ext_group_interrupts(soc->hif_handle);
  3009. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  3010. hif_deregister_exec_group(soc->hif_handle, "dp_nf_intr");
  3011. }
  3012. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  3013. soc->intr_ctx[i].tx_ring_mask = 0;
  3014. soc->intr_ctx[i].rx_ring_mask = 0;
  3015. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  3016. soc->intr_ctx[i].rx_err_ring_mask = 0;
  3017. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  3018. soc->intr_ctx[i].reo_status_ring_mask = 0;
  3019. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  3020. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  3021. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  3022. soc->intr_ctx[i].rx_near_full_grp_1_mask = 0;
  3023. soc->intr_ctx[i].rx_near_full_grp_2_mask = 0;
  3024. soc->intr_ctx[i].tx_ring_near_full_mask = 0;
  3025. soc->intr_ctx[i].tx_mon_ring_mask = 0;
  3026. soc->intr_ctx[i].host2txmon_ring_mask = 0;
  3027. soc->intr_ctx[i].umac_reset_intr_mask = 0;
  3028. hif_event_history_deinit(soc->hif_handle, i);
  3029. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  3030. }
  3031. qdf_mem_set(&soc->mon_intr_id_lmac_map,
  3032. sizeof(soc->mon_intr_id_lmac_map),
  3033. DP_MON_INVALID_LMAC_ID);
  3034. }
  3035. /**
  3036. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  3037. * @txrx_soc: DP SOC handle
  3038. *
  3039. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  3040. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  3041. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  3042. *
  3043. * Return: 0 for success. nonzero for failure.
  3044. */
  3045. static QDF_STATUS dp_soc_interrupt_attach(struct cdp_soc_t *txrx_soc)
  3046. {
  3047. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3048. int i = 0;
  3049. int num_irq = 0;
  3050. int rx_err_ring_intr_ctxt_id = HIF_MAX_GROUP;
  3051. int lmac_id = 0;
  3052. int napi_scale;
  3053. qdf_mem_set(&soc->mon_intr_id_lmac_map,
  3054. sizeof(soc->mon_intr_id_lmac_map), DP_MON_INVALID_LMAC_ID);
  3055. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  3056. int ret = 0;
  3057. /* Map of IRQ ids registered with one interrupt context */
  3058. int irq_id_map[HIF_MAX_GRP_IRQ];
  3059. int tx_mask =
  3060. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  3061. int rx_mask =
  3062. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  3063. int rx_mon_mask =
  3064. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  3065. int tx_mon_ring_mask =
  3066. wlan_cfg_get_tx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  3067. int rx_err_ring_mask =
  3068. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  3069. int rx_wbm_rel_ring_mask =
  3070. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  3071. int reo_status_ring_mask =
  3072. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  3073. int rxdma2host_ring_mask =
  3074. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  3075. int host2rxdma_ring_mask =
  3076. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  3077. int host2rxdma_mon_ring_mask =
  3078. wlan_cfg_get_host2rxdma_mon_ring_mask(
  3079. soc->wlan_cfg_ctx, i);
  3080. int rx_near_full_grp_1_mask =
  3081. wlan_cfg_get_rx_near_full_grp_1_mask(soc->wlan_cfg_ctx,
  3082. i);
  3083. int rx_near_full_grp_2_mask =
  3084. wlan_cfg_get_rx_near_full_grp_2_mask(soc->wlan_cfg_ctx,
  3085. i);
  3086. int tx_ring_near_full_mask =
  3087. wlan_cfg_get_tx_ring_near_full_mask(soc->wlan_cfg_ctx,
  3088. i);
  3089. int host2txmon_ring_mask =
  3090. wlan_cfg_get_host2txmon_ring_mask(soc->wlan_cfg_ctx, i);
  3091. int umac_reset_intr_mask =
  3092. wlan_cfg_get_umac_reset_intr_mask(soc->wlan_cfg_ctx, i);
  3093. if (dp_skip_rx_mon_ring_mask_set(soc))
  3094. rx_mon_mask = 0;
  3095. soc->intr_ctx[i].dp_intr_id = i;
  3096. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  3097. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  3098. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  3099. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  3100. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  3101. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  3102. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  3103. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  3104. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  3105. host2rxdma_mon_ring_mask;
  3106. soc->intr_ctx[i].rx_near_full_grp_1_mask =
  3107. rx_near_full_grp_1_mask;
  3108. soc->intr_ctx[i].rx_near_full_grp_2_mask =
  3109. rx_near_full_grp_2_mask;
  3110. soc->intr_ctx[i].tx_ring_near_full_mask =
  3111. tx_ring_near_full_mask;
  3112. soc->intr_ctx[i].tx_mon_ring_mask = tx_mon_ring_mask;
  3113. soc->intr_ctx[i].host2txmon_ring_mask = host2txmon_ring_mask;
  3114. soc->intr_ctx[i].umac_reset_intr_mask = umac_reset_intr_mask;
  3115. soc->intr_ctx[i].soc = soc;
  3116. num_irq = 0;
  3117. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  3118. &num_irq);
  3119. if (rx_near_full_grp_1_mask | rx_near_full_grp_2_mask |
  3120. tx_ring_near_full_mask) {
  3121. dp_soc_near_full_interrupt_attach(soc, num_irq,
  3122. irq_id_map, i);
  3123. } else {
  3124. napi_scale = wlan_cfg_get_napi_scale_factor(
  3125. soc->wlan_cfg_ctx);
  3126. if (!napi_scale)
  3127. napi_scale = QCA_NAPI_DEF_SCALE_BIN_SHIFT;
  3128. ret = hif_register_ext_group(soc->hif_handle,
  3129. num_irq, irq_id_map, dp_service_srngs,
  3130. &soc->intr_ctx[i], "dp_intr",
  3131. HIF_EXEC_NAPI_TYPE, napi_scale);
  3132. }
  3133. dp_debug(" int ctx %u num_irq %u irq_id_map %u %u",
  3134. i, num_irq, irq_id_map[0], irq_id_map[1]);
  3135. if (ret) {
  3136. dp_init_err("%pK: failed, ret = %d", soc, ret);
  3137. dp_soc_interrupt_detach(txrx_soc);
  3138. return QDF_STATUS_E_FAILURE;
  3139. }
  3140. hif_event_history_init(soc->hif_handle, i);
  3141. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  3142. if (rx_err_ring_mask)
  3143. rx_err_ring_intr_ctxt_id = i;
  3144. if (dp_is_mon_mask_valid(soc, &soc->intr_ctx[i])) {
  3145. soc->mon_intr_id_lmac_map[lmac_id] = i;
  3146. lmac_id++;
  3147. }
  3148. }
  3149. hif_configure_ext_group_interrupts(soc->hif_handle);
  3150. if (rx_err_ring_intr_ctxt_id != HIF_MAX_GROUP)
  3151. hif_config_irq_clear_cpu_affinity(soc->hif_handle,
  3152. rx_err_ring_intr_ctxt_id, 0);
  3153. return QDF_STATUS_SUCCESS;
  3154. }
  3155. #define AVG_MAX_MPDUS_PER_TID 128
  3156. #define AVG_TIDS_PER_CLIENT 2
  3157. #define AVG_FLOWS_PER_TID 2
  3158. #define AVG_MSDUS_PER_FLOW 128
  3159. #define AVG_MSDUS_PER_MPDU 4
  3160. void dp_hw_link_desc_pool_banks_free(struct dp_soc *soc, uint32_t mac_id)
  3161. {
  3162. struct qdf_mem_multi_page_t *pages;
  3163. if (mac_id != WLAN_INVALID_PDEV_ID) {
  3164. pages = dp_monitor_get_link_desc_pages(soc, mac_id);
  3165. } else {
  3166. pages = &soc->link_desc_pages;
  3167. }
  3168. if (!pages) {
  3169. dp_err("can not get link desc pages");
  3170. QDF_ASSERT(0);
  3171. return;
  3172. }
  3173. if (pages->dma_pages) {
  3174. wlan_minidump_remove((void *)
  3175. pages->dma_pages->page_v_addr_start,
  3176. pages->num_pages * pages->page_size,
  3177. soc->ctrl_psoc,
  3178. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3179. "hw_link_desc_bank");
  3180. dp_desc_multi_pages_mem_free(soc, DP_HW_LINK_DESC_TYPE,
  3181. pages, 0, false);
  3182. }
  3183. }
  3184. qdf_export_symbol(dp_hw_link_desc_pool_banks_free);
  3185. QDF_STATUS dp_hw_link_desc_pool_banks_alloc(struct dp_soc *soc, uint32_t mac_id)
  3186. {
  3187. hal_soc_handle_t hal_soc = soc->hal_soc;
  3188. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  3189. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  3190. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  3191. uint32_t num_mpdus_per_link_desc = hal_num_mpdus_per_link_desc(hal_soc);
  3192. uint32_t num_msdus_per_link_desc = hal_num_msdus_per_link_desc(hal_soc);
  3193. uint32_t num_mpdu_links_per_queue_desc =
  3194. hal_num_mpdu_links_per_queue_desc(hal_soc);
  3195. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  3196. uint32_t *total_link_descs, total_mem_size;
  3197. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  3198. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  3199. uint32_t num_entries;
  3200. struct qdf_mem_multi_page_t *pages;
  3201. struct dp_srng *dp_srng;
  3202. uint8_t minidump_str[MINIDUMP_STR_SIZE];
  3203. /* Only Tx queue descriptors are allocated from common link descriptor
  3204. * pool Rx queue descriptors are not included in this because (REO queue
  3205. * extension descriptors) they are expected to be allocated contiguously
  3206. * with REO queue descriptors
  3207. */
  3208. if (mac_id != WLAN_INVALID_PDEV_ID) {
  3209. pages = dp_monitor_get_link_desc_pages(soc, mac_id);
  3210. /* dp_monitor_get_link_desc_pages returns NULL only
  3211. * if monitor SOC is NULL
  3212. */
  3213. if (!pages) {
  3214. dp_err("can not get link desc pages");
  3215. QDF_ASSERT(0);
  3216. return QDF_STATUS_E_FAULT;
  3217. }
  3218. dp_srng = &soc->rxdma_mon_desc_ring[mac_id];
  3219. num_entries = dp_srng->alloc_size /
  3220. hal_srng_get_entrysize(soc->hal_soc,
  3221. RXDMA_MONITOR_DESC);
  3222. total_link_descs = dp_monitor_get_total_link_descs(soc, mac_id);
  3223. qdf_str_lcopy(minidump_str, "mon_link_desc_bank",
  3224. MINIDUMP_STR_SIZE);
  3225. } else {
  3226. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  3227. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  3228. num_mpdu_queue_descs = num_mpdu_link_descs /
  3229. num_mpdu_links_per_queue_desc;
  3230. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  3231. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  3232. num_msdus_per_link_desc;
  3233. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  3234. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  3235. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  3236. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  3237. pages = &soc->link_desc_pages;
  3238. total_link_descs = &soc->total_link_descs;
  3239. qdf_str_lcopy(minidump_str, "link_desc_bank",
  3240. MINIDUMP_STR_SIZE);
  3241. }
  3242. /* If link descriptor banks are allocated, return from here */
  3243. if (pages->num_pages)
  3244. return QDF_STATUS_SUCCESS;
  3245. /* Round up to power of 2 */
  3246. *total_link_descs = 1;
  3247. while (*total_link_descs < num_entries)
  3248. *total_link_descs <<= 1;
  3249. dp_init_info("%pK: total_link_descs: %u, link_desc_size: %d",
  3250. soc, *total_link_descs, link_desc_size);
  3251. total_mem_size = *total_link_descs * link_desc_size;
  3252. total_mem_size += link_desc_align;
  3253. dp_init_info("%pK: total_mem_size: %d",
  3254. soc, total_mem_size);
  3255. dp_set_max_page_size(pages, max_alloc_size);
  3256. dp_desc_multi_pages_mem_alloc(soc, DP_HW_LINK_DESC_TYPE,
  3257. pages,
  3258. link_desc_size,
  3259. *total_link_descs,
  3260. 0, false);
  3261. if (!pages->num_pages) {
  3262. dp_err("Multi page alloc fail for hw link desc pool");
  3263. return QDF_STATUS_E_FAULT;
  3264. }
  3265. wlan_minidump_log(pages->dma_pages->page_v_addr_start,
  3266. pages->num_pages * pages->page_size,
  3267. soc->ctrl_psoc,
  3268. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3269. "hw_link_desc_bank");
  3270. return QDF_STATUS_SUCCESS;
  3271. }
  3272. /**
  3273. * dp_hw_link_desc_ring_free() - Free h/w link desc rings
  3274. * @soc: DP SOC handle
  3275. *
  3276. * Return: none
  3277. */
  3278. static void dp_hw_link_desc_ring_free(struct dp_soc *soc)
  3279. {
  3280. uint32_t i;
  3281. uint32_t size = soc->wbm_idle_scatter_buf_size;
  3282. void *vaddr = soc->wbm_idle_link_ring.base_vaddr_unaligned;
  3283. qdf_dma_addr_t paddr;
  3284. if (soc->wbm_idle_scatter_buf_base_vaddr[0]) {
  3285. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  3286. vaddr = soc->wbm_idle_scatter_buf_base_vaddr[i];
  3287. paddr = soc->wbm_idle_scatter_buf_base_paddr[i];
  3288. if (vaddr) {
  3289. qdf_mem_free_consistent(soc->osdev,
  3290. soc->osdev->dev,
  3291. size,
  3292. vaddr,
  3293. paddr,
  3294. 0);
  3295. vaddr = NULL;
  3296. }
  3297. }
  3298. } else {
  3299. wlan_minidump_remove(soc->wbm_idle_link_ring.base_vaddr_unaligned,
  3300. soc->wbm_idle_link_ring.alloc_size,
  3301. soc->ctrl_psoc,
  3302. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3303. "wbm_idle_link_ring");
  3304. dp_srng_free(soc, &soc->wbm_idle_link_ring);
  3305. }
  3306. }
  3307. /**
  3308. * dp_hw_link_desc_ring_alloc() - Allocate hw link desc rings
  3309. * @soc: DP SOC handle
  3310. *
  3311. * Allocate memory for WBM_IDLE_LINK srng ring if the number of
  3312. * link descriptors is less then the max_allocated size. else
  3313. * allocate memory for wbm_idle_scatter_buffer.
  3314. *
  3315. * Return: QDF_STATUS_SUCCESS: success
  3316. * QDF_STATUS_E_NO_MEM: No memory (Failure)
  3317. */
  3318. static QDF_STATUS dp_hw_link_desc_ring_alloc(struct dp_soc *soc)
  3319. {
  3320. uint32_t entry_size, i;
  3321. uint32_t total_mem_size;
  3322. qdf_dma_addr_t *baseaddr = NULL;
  3323. struct dp_srng *dp_srng;
  3324. uint32_t ring_type;
  3325. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  3326. uint32_t tlds;
  3327. ring_type = WBM_IDLE_LINK;
  3328. dp_srng = &soc->wbm_idle_link_ring;
  3329. tlds = soc->total_link_descs;
  3330. entry_size = hal_srng_get_entrysize(soc->hal_soc, ring_type);
  3331. total_mem_size = entry_size * tlds;
  3332. if (total_mem_size <= max_alloc_size) {
  3333. if (dp_srng_alloc(soc, dp_srng, ring_type, tlds, 0)) {
  3334. dp_init_err("%pK: Link desc idle ring setup failed",
  3335. soc);
  3336. goto fail;
  3337. }
  3338. wlan_minidump_log(soc->wbm_idle_link_ring.base_vaddr_unaligned,
  3339. soc->wbm_idle_link_ring.alloc_size,
  3340. soc->ctrl_psoc,
  3341. WLAN_MD_DP_SRNG_WBM_IDLE_LINK,
  3342. "wbm_idle_link_ring");
  3343. } else {
  3344. uint32_t num_scatter_bufs;
  3345. uint32_t buf_size = 0;
  3346. soc->wbm_idle_scatter_buf_size =
  3347. hal_idle_list_scatter_buf_size(soc->hal_soc);
  3348. hal_idle_scatter_buf_num_entries(
  3349. soc->hal_soc,
  3350. soc->wbm_idle_scatter_buf_size);
  3351. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  3352. soc->hal_soc, total_mem_size,
  3353. soc->wbm_idle_scatter_buf_size);
  3354. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  3355. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3356. FL("scatter bufs size out of bounds"));
  3357. goto fail;
  3358. }
  3359. for (i = 0; i < num_scatter_bufs; i++) {
  3360. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  3361. buf_size = soc->wbm_idle_scatter_buf_size;
  3362. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  3363. qdf_mem_alloc_consistent(soc->osdev,
  3364. soc->osdev->dev,
  3365. buf_size,
  3366. baseaddr);
  3367. if (!soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  3368. QDF_TRACE(QDF_MODULE_ID_DP,
  3369. QDF_TRACE_LEVEL_ERROR,
  3370. FL("Scatter lst memory alloc fail"));
  3371. goto fail;
  3372. }
  3373. }
  3374. soc->num_scatter_bufs = num_scatter_bufs;
  3375. }
  3376. return QDF_STATUS_SUCCESS;
  3377. fail:
  3378. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  3379. void *vaddr = soc->wbm_idle_scatter_buf_base_vaddr[i];
  3380. qdf_dma_addr_t paddr = soc->wbm_idle_scatter_buf_base_paddr[i];
  3381. if (vaddr) {
  3382. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  3383. soc->wbm_idle_scatter_buf_size,
  3384. vaddr,
  3385. paddr, 0);
  3386. vaddr = NULL;
  3387. }
  3388. }
  3389. return QDF_STATUS_E_NOMEM;
  3390. }
  3391. qdf_export_symbol(dp_hw_link_desc_pool_banks_alloc);
  3392. /**
  3393. * dp_hw_link_desc_ring_init() - Initialize hw link desc rings
  3394. * @soc: DP SOC handle
  3395. *
  3396. * Return: QDF_STATUS_SUCCESS: success
  3397. * QDF_STATUS_E_FAILURE: failure
  3398. */
  3399. static QDF_STATUS dp_hw_link_desc_ring_init(struct dp_soc *soc)
  3400. {
  3401. struct dp_srng *dp_srng = &soc->wbm_idle_link_ring;
  3402. if (dp_srng->base_vaddr_unaligned) {
  3403. if (dp_srng_init(soc, dp_srng, WBM_IDLE_LINK, 0, 0))
  3404. return QDF_STATUS_E_FAILURE;
  3405. }
  3406. return QDF_STATUS_SUCCESS;
  3407. }
  3408. /**
  3409. * dp_hw_link_desc_ring_deinit() - Reset hw link desc rings
  3410. * @soc: DP SOC handle
  3411. *
  3412. * Return: None
  3413. */
  3414. static void dp_hw_link_desc_ring_deinit(struct dp_soc *soc)
  3415. {
  3416. dp_srng_deinit(soc, &soc->wbm_idle_link_ring, WBM_IDLE_LINK, 0);
  3417. }
  3418. void dp_link_desc_ring_replenish(struct dp_soc *soc, uint32_t mac_id)
  3419. {
  3420. uint32_t cookie = 0;
  3421. uint32_t page_idx = 0;
  3422. struct qdf_mem_multi_page_t *pages;
  3423. struct qdf_mem_dma_page_t *dma_pages;
  3424. uint32_t offset = 0;
  3425. uint32_t count = 0;
  3426. uint32_t desc_id = 0;
  3427. void *desc_srng;
  3428. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  3429. uint32_t *total_link_descs_addr;
  3430. uint32_t total_link_descs;
  3431. uint32_t scatter_buf_num;
  3432. uint32_t num_entries_per_buf = 0;
  3433. uint32_t rem_entries;
  3434. uint32_t num_descs_per_page;
  3435. uint32_t num_scatter_bufs = 0;
  3436. uint8_t *scatter_buf_ptr;
  3437. void *desc;
  3438. num_scatter_bufs = soc->num_scatter_bufs;
  3439. if (mac_id == WLAN_INVALID_PDEV_ID) {
  3440. pages = &soc->link_desc_pages;
  3441. total_link_descs = soc->total_link_descs;
  3442. desc_srng = soc->wbm_idle_link_ring.hal_srng;
  3443. } else {
  3444. pages = dp_monitor_get_link_desc_pages(soc, mac_id);
  3445. /* dp_monitor_get_link_desc_pages returns NULL only
  3446. * if monitor SOC is NULL
  3447. */
  3448. if (!pages) {
  3449. dp_err("can not get link desc pages");
  3450. QDF_ASSERT(0);
  3451. return;
  3452. }
  3453. total_link_descs_addr =
  3454. dp_monitor_get_total_link_descs(soc, mac_id);
  3455. total_link_descs = *total_link_descs_addr;
  3456. desc_srng = soc->rxdma_mon_desc_ring[mac_id].hal_srng;
  3457. }
  3458. dma_pages = pages->dma_pages;
  3459. do {
  3460. qdf_mem_zero(dma_pages[page_idx].page_v_addr_start,
  3461. pages->page_size);
  3462. page_idx++;
  3463. } while (page_idx < pages->num_pages);
  3464. if (desc_srng) {
  3465. hal_srng_access_start_unlocked(soc->hal_soc, desc_srng);
  3466. page_idx = 0;
  3467. count = 0;
  3468. offset = 0;
  3469. pages = &soc->link_desc_pages;
  3470. while ((desc = hal_srng_src_get_next(soc->hal_soc,
  3471. desc_srng)) &&
  3472. (count < total_link_descs)) {
  3473. page_idx = count / pages->num_element_per_page;
  3474. if (desc_id == pages->num_element_per_page)
  3475. desc_id = 0;
  3476. offset = count % pages->num_element_per_page;
  3477. cookie = LINK_DESC_COOKIE(desc_id, page_idx,
  3478. soc->link_desc_id_start);
  3479. hal_set_link_desc_addr(soc->hal_soc, desc, cookie,
  3480. dma_pages[page_idx].page_p_addr
  3481. + (offset * link_desc_size),
  3482. soc->idle_link_bm_id);
  3483. count++;
  3484. desc_id++;
  3485. }
  3486. hal_srng_access_end_unlocked(soc->hal_soc, desc_srng);
  3487. } else {
  3488. /* Populate idle list scatter buffers with link descriptor
  3489. * pointers
  3490. */
  3491. scatter_buf_num = 0;
  3492. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  3493. soc->hal_soc,
  3494. soc->wbm_idle_scatter_buf_size);
  3495. scatter_buf_ptr = (uint8_t *)(
  3496. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  3497. rem_entries = num_entries_per_buf;
  3498. pages = &soc->link_desc_pages;
  3499. page_idx = 0; count = 0;
  3500. offset = 0;
  3501. num_descs_per_page = pages->num_element_per_page;
  3502. while (count < total_link_descs) {
  3503. page_idx = count / num_descs_per_page;
  3504. offset = count % num_descs_per_page;
  3505. if (desc_id == pages->num_element_per_page)
  3506. desc_id = 0;
  3507. cookie = LINK_DESC_COOKIE(desc_id, page_idx,
  3508. soc->link_desc_id_start);
  3509. hal_set_link_desc_addr(soc->hal_soc,
  3510. (void *)scatter_buf_ptr,
  3511. cookie,
  3512. dma_pages[page_idx].page_p_addr +
  3513. (offset * link_desc_size),
  3514. soc->idle_link_bm_id);
  3515. rem_entries--;
  3516. if (rem_entries) {
  3517. scatter_buf_ptr += link_desc_size;
  3518. } else {
  3519. rem_entries = num_entries_per_buf;
  3520. scatter_buf_num++;
  3521. if (scatter_buf_num >= num_scatter_bufs)
  3522. break;
  3523. scatter_buf_ptr = (uint8_t *)
  3524. (soc->wbm_idle_scatter_buf_base_vaddr[
  3525. scatter_buf_num]);
  3526. }
  3527. count++;
  3528. desc_id++;
  3529. }
  3530. /* Setup link descriptor idle list in HW */
  3531. hal_setup_link_idle_list(soc->hal_soc,
  3532. soc->wbm_idle_scatter_buf_base_paddr,
  3533. soc->wbm_idle_scatter_buf_base_vaddr,
  3534. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  3535. (uint32_t)(scatter_buf_ptr -
  3536. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  3537. scatter_buf_num-1])), total_link_descs);
  3538. }
  3539. }
  3540. qdf_export_symbol(dp_link_desc_ring_replenish);
  3541. #ifdef IPA_OFFLOAD
  3542. #define USE_1_IPA_RX_REO_RING 1
  3543. #define USE_2_IPA_RX_REO_RINGS 2
  3544. #define REO_DST_RING_SIZE_QCA6290 1023
  3545. #ifndef CONFIG_WIFI_EMULATION_WIFI_3_0
  3546. #define REO_DST_RING_SIZE_QCA8074 1023
  3547. #define REO_DST_RING_SIZE_QCN9000 2048
  3548. #else
  3549. #define REO_DST_RING_SIZE_QCA8074 8
  3550. #define REO_DST_RING_SIZE_QCN9000 8
  3551. #endif /* CONFIG_WIFI_EMULATION_WIFI_3_0 */
  3552. #ifdef IPA_WDI3_TX_TWO_PIPES
  3553. #ifdef DP_MEMORY_OPT
  3554. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3555. {
  3556. return dp_init_tx_ring_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3557. }
  3558. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3559. {
  3560. dp_deinit_tx_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3561. }
  3562. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3563. {
  3564. return dp_alloc_tx_ring_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3565. }
  3566. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3567. {
  3568. dp_free_tx_ring_pair_by_index(soc, IPA_TX_ALT_RING_IDX);
  3569. }
  3570. #else /* !DP_MEMORY_OPT */
  3571. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3572. {
  3573. return 0;
  3574. }
  3575. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3576. {
  3577. }
  3578. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3579. {
  3580. return 0
  3581. }
  3582. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3583. {
  3584. }
  3585. #endif /* DP_MEMORY_OPT */
  3586. static void dp_ipa_hal_tx_init_alt_data_ring(struct dp_soc *soc)
  3587. {
  3588. hal_tx_init_data_ring(soc->hal_soc,
  3589. soc->tcl_data_ring[IPA_TX_ALT_RING_IDX].hal_srng);
  3590. }
  3591. #else /* !IPA_WDI3_TX_TWO_PIPES */
  3592. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3593. {
  3594. return 0;
  3595. }
  3596. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3597. {
  3598. }
  3599. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3600. {
  3601. return 0;
  3602. }
  3603. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3604. {
  3605. }
  3606. static void dp_ipa_hal_tx_init_alt_data_ring(struct dp_soc *soc)
  3607. {
  3608. }
  3609. #endif /* IPA_WDI3_TX_TWO_PIPES */
  3610. #else
  3611. #define REO_DST_RING_SIZE_QCA6290 1024
  3612. static int dp_ipa_init_alt_tx_ring(struct dp_soc *soc)
  3613. {
  3614. return 0;
  3615. }
  3616. static void dp_ipa_deinit_alt_tx_ring(struct dp_soc *soc)
  3617. {
  3618. }
  3619. static int dp_ipa_alloc_alt_tx_ring(struct dp_soc *soc)
  3620. {
  3621. return 0;
  3622. }
  3623. static void dp_ipa_free_alt_tx_ring(struct dp_soc *soc)
  3624. {
  3625. }
  3626. static void dp_ipa_hal_tx_init_alt_data_ring(struct dp_soc *soc)
  3627. {
  3628. }
  3629. #endif /* IPA_OFFLOAD */
  3630. /**
  3631. * dp_soc_reset_cpu_ring_map() - Reset cpu ring map
  3632. * @soc: Datapath soc handler
  3633. *
  3634. * This api resets the default cpu ring map
  3635. */
  3636. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  3637. {
  3638. uint8_t i;
  3639. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  3640. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  3641. switch (nss_config) {
  3642. case dp_nss_cfg_first_radio:
  3643. /*
  3644. * Setting Tx ring map for one nss offloaded radio
  3645. */
  3646. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  3647. break;
  3648. case dp_nss_cfg_second_radio:
  3649. /*
  3650. * Setting Tx ring for two nss offloaded radios
  3651. */
  3652. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  3653. break;
  3654. case dp_nss_cfg_dbdc:
  3655. /*
  3656. * Setting Tx ring map for 2 nss offloaded radios
  3657. */
  3658. soc->tx_ring_map[i] =
  3659. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  3660. break;
  3661. case dp_nss_cfg_dbtc:
  3662. /*
  3663. * Setting Tx ring map for 3 nss offloaded radios
  3664. */
  3665. soc->tx_ring_map[i] =
  3666. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  3667. break;
  3668. default:
  3669. dp_err("tx_ring_map failed due to invalid nss cfg");
  3670. break;
  3671. }
  3672. }
  3673. }
  3674. /**
  3675. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  3676. * @soc: DP soc handle
  3677. * @ring_type: ring type
  3678. * @ring_num: ring_num
  3679. *
  3680. * Return: 0 if the ring is not offloaded, non-0 if it is offloaded
  3681. */
  3682. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc,
  3683. enum hal_ring_type ring_type, int ring_num)
  3684. {
  3685. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  3686. uint8_t status = 0;
  3687. switch (ring_type) {
  3688. case WBM2SW_RELEASE:
  3689. case REO_DST:
  3690. case RXDMA_BUF:
  3691. case REO_EXCEPTION:
  3692. status = ((nss_config) & (1 << ring_num));
  3693. break;
  3694. default:
  3695. break;
  3696. }
  3697. return status;
  3698. }
  3699. /**
  3700. * dp_soc_disable_unused_mac_intr_mask() - reset interrupt mask for
  3701. * unused WMAC hw rings
  3702. * @soc: DP Soc handle
  3703. * @mac_num: wmac num
  3704. *
  3705. * Return: Return void
  3706. */
  3707. static void dp_soc_disable_unused_mac_intr_mask(struct dp_soc *soc,
  3708. int mac_num)
  3709. {
  3710. uint8_t *grp_mask = NULL;
  3711. int group_number;
  3712. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  3713. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3714. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  3715. group_number, 0x0);
  3716. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  3717. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3718. wlan_cfg_set_rx_mon_ring_mask(soc->wlan_cfg_ctx,
  3719. group_number, 0x0);
  3720. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  3721. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3722. wlan_cfg_set_rxdma2host_ring_mask(soc->wlan_cfg_ctx,
  3723. group_number, 0x0);
  3724. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_mon_ring_mask[0];
  3725. group_number = dp_srng_find_ring_in_mask(mac_num, grp_mask);
  3726. wlan_cfg_set_host2rxdma_mon_ring_mask(soc->wlan_cfg_ctx,
  3727. group_number, 0x0);
  3728. }
  3729. #ifdef IPA_OFFLOAD
  3730. #ifdef IPA_WDI3_VLAN_SUPPORT
  3731. /**
  3732. * dp_soc_reset_ipa_vlan_intr_mask() - reset interrupt mask for IPA offloaded
  3733. * ring for vlan tagged traffic
  3734. * @soc: DP Soc handle
  3735. *
  3736. * Return: Return void
  3737. */
  3738. static void dp_soc_reset_ipa_vlan_intr_mask(struct dp_soc *soc)
  3739. {
  3740. uint8_t *grp_mask = NULL;
  3741. int group_number, mask;
  3742. if (!wlan_ipa_is_vlan_enabled())
  3743. return;
  3744. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  3745. group_number = dp_srng_find_ring_in_mask(IPA_ALT_REO_DEST_RING_IDX, grp_mask);
  3746. if (group_number < 0) {
  3747. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3748. soc, REO_DST, IPA_ALT_REO_DEST_RING_IDX);
  3749. return;
  3750. }
  3751. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  3752. /* reset the interrupt mask for offloaded ring */
  3753. mask &= (~(1 << IPA_ALT_REO_DEST_RING_IDX));
  3754. /*
  3755. * set the interrupt mask to zero for rx offloaded radio.
  3756. */
  3757. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  3758. }
  3759. #else
  3760. static inline
  3761. void dp_soc_reset_ipa_vlan_intr_mask(struct dp_soc *soc)
  3762. { }
  3763. #endif /* IPA_WDI3_VLAN_SUPPORT */
  3764. #else
  3765. static inline
  3766. void dp_soc_reset_ipa_vlan_intr_mask(struct dp_soc *soc)
  3767. { }
  3768. #endif /* IPA_OFFLOAD */
  3769. /**
  3770. * dp_soc_reset_intr_mask() - reset interrupt mask
  3771. * @soc: DP Soc handle
  3772. *
  3773. * Return: Return void
  3774. */
  3775. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  3776. {
  3777. uint8_t j;
  3778. uint8_t *grp_mask = NULL;
  3779. int group_number, mask, num_ring;
  3780. /* number of tx ring */
  3781. num_ring = soc->num_tcl_data_rings;
  3782. /*
  3783. * group mask for tx completion ring.
  3784. */
  3785. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  3786. /* loop and reset the mask for only offloaded ring */
  3787. for (j = 0; j < WLAN_CFG_NUM_TCL_DATA_RINGS; j++) {
  3788. /*
  3789. * Group number corresponding to tx offloaded ring.
  3790. */
  3791. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  3792. if (group_number < 0) {
  3793. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3794. soc, WBM2SW_RELEASE, j);
  3795. continue;
  3796. }
  3797. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  3798. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j) &&
  3799. (!mask)) {
  3800. continue;
  3801. }
  3802. /* reset the tx mask for offloaded ring */
  3803. mask &= (~(1 << j));
  3804. /*
  3805. * reset the interrupt mask for offloaded ring.
  3806. */
  3807. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  3808. }
  3809. /* number of rx rings */
  3810. num_ring = soc->num_reo_dest_rings;
  3811. /*
  3812. * group mask for reo destination ring.
  3813. */
  3814. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  3815. /* loop and reset the mask for only offloaded ring */
  3816. for (j = 0; j < WLAN_CFG_NUM_REO_DEST_RING; j++) {
  3817. /*
  3818. * Group number corresponding to rx offloaded ring.
  3819. */
  3820. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  3821. if (group_number < 0) {
  3822. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3823. soc, REO_DST, j);
  3824. continue;
  3825. }
  3826. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  3827. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j) &&
  3828. (!mask)) {
  3829. continue;
  3830. }
  3831. /* reset the interrupt mask for offloaded ring */
  3832. mask &= (~(1 << j));
  3833. /*
  3834. * set the interrupt mask to zero for rx offloaded radio.
  3835. */
  3836. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  3837. }
  3838. /*
  3839. * group mask for Rx buffer refill ring
  3840. */
  3841. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  3842. /* loop and reset the mask for only offloaded ring */
  3843. for (j = 0; j < MAX_PDEV_CNT; j++) {
  3844. int lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  3845. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  3846. continue;
  3847. }
  3848. /*
  3849. * Group number corresponding to rx offloaded ring.
  3850. */
  3851. group_number = dp_srng_find_ring_in_mask(lmac_id, grp_mask);
  3852. if (group_number < 0) {
  3853. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3854. soc, REO_DST, lmac_id);
  3855. continue;
  3856. }
  3857. /* set the interrupt mask for offloaded ring */
  3858. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  3859. group_number);
  3860. mask &= (~(1 << lmac_id));
  3861. /*
  3862. * set the interrupt mask to zero for rx offloaded radio.
  3863. */
  3864. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  3865. group_number, mask);
  3866. }
  3867. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  3868. for (j = 0; j < num_ring; j++) {
  3869. if (!dp_soc_ring_if_nss_offloaded(soc, REO_EXCEPTION, j)) {
  3870. continue;
  3871. }
  3872. /*
  3873. * Group number corresponding to rx err ring.
  3874. */
  3875. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  3876. if (group_number < 0) {
  3877. dp_init_debug("%pK: ring not part of any group; ring_type: %d,ring_num %d",
  3878. soc, REO_EXCEPTION, j);
  3879. continue;
  3880. }
  3881. wlan_cfg_set_rx_err_ring_mask(soc->wlan_cfg_ctx,
  3882. group_number, 0);
  3883. }
  3884. }
  3885. #ifdef IPA_OFFLOAD
  3886. bool dp_reo_remap_config(struct dp_soc *soc, uint32_t *remap0,
  3887. uint32_t *remap1, uint32_t *remap2)
  3888. {
  3889. uint32_t ring[WLAN_CFG_NUM_REO_DEST_RING_MAX] = {
  3890. REO_REMAP_SW1, REO_REMAP_SW2, REO_REMAP_SW3,
  3891. REO_REMAP_SW5, REO_REMAP_SW6, REO_REMAP_SW7};
  3892. switch (soc->arch_id) {
  3893. case CDP_ARCH_TYPE_BE:
  3894. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  3895. soc->num_reo_dest_rings -
  3896. USE_2_IPA_RX_REO_RINGS, remap1,
  3897. remap2);
  3898. break;
  3899. case CDP_ARCH_TYPE_LI:
  3900. if (wlan_ipa_is_vlan_enabled()) {
  3901. hal_compute_reo_remap_ix2_ix3(
  3902. soc->hal_soc, ring,
  3903. soc->num_reo_dest_rings -
  3904. USE_2_IPA_RX_REO_RINGS, remap1,
  3905. remap2);
  3906. } else {
  3907. hal_compute_reo_remap_ix2_ix3(
  3908. soc->hal_soc, ring,
  3909. soc->num_reo_dest_rings -
  3910. USE_1_IPA_RX_REO_RING, remap1,
  3911. remap2);
  3912. }
  3913. hal_compute_reo_remap_ix0(soc->hal_soc, remap0);
  3914. break;
  3915. default:
  3916. dp_err("unknown arch_id 0x%x", soc->arch_id);
  3917. QDF_BUG(0);
  3918. }
  3919. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  3920. return true;
  3921. }
  3922. #ifdef IPA_WDI3_TX_TWO_PIPES
  3923. static bool dp_ipa_is_alt_tx_ring(int index)
  3924. {
  3925. return index == IPA_TX_ALT_RING_IDX;
  3926. }
  3927. static bool dp_ipa_is_alt_tx_comp_ring(int index)
  3928. {
  3929. return index == IPA_TX_ALT_COMP_RING_IDX;
  3930. }
  3931. #else /* !IPA_WDI3_TX_TWO_PIPES */
  3932. static bool dp_ipa_is_alt_tx_ring(int index)
  3933. {
  3934. return false;
  3935. }
  3936. static bool dp_ipa_is_alt_tx_comp_ring(int index)
  3937. {
  3938. return false;
  3939. }
  3940. #endif /* IPA_WDI3_TX_TWO_PIPES */
  3941. /**
  3942. * dp_ipa_get_tx_ring_size() - Get Tx ring size for IPA
  3943. *
  3944. * @tx_ring_num: Tx ring number
  3945. * @tx_ipa_ring_sz: Return param only updated for IPA.
  3946. * @soc_cfg_ctx: dp soc cfg context
  3947. *
  3948. * Return: None
  3949. */
  3950. static void dp_ipa_get_tx_ring_size(int tx_ring_num, int *tx_ipa_ring_sz,
  3951. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  3952. {
  3953. if (!soc_cfg_ctx->ipa_enabled)
  3954. return;
  3955. if (tx_ring_num == IPA_TCL_DATA_RING_IDX)
  3956. *tx_ipa_ring_sz = wlan_cfg_ipa_tx_ring_size(soc_cfg_ctx);
  3957. else if (dp_ipa_is_alt_tx_ring(tx_ring_num))
  3958. *tx_ipa_ring_sz = wlan_cfg_ipa_tx_alt_ring_size(soc_cfg_ctx);
  3959. }
  3960. /**
  3961. * dp_ipa_get_tx_comp_ring_size() - Get Tx comp ring size for IPA
  3962. *
  3963. * @tx_comp_ring_num: Tx comp ring number
  3964. * @tx_comp_ipa_ring_sz: Return param only updated for IPA.
  3965. * @soc_cfg_ctx: dp soc cfg context
  3966. *
  3967. * Return: None
  3968. */
  3969. static void dp_ipa_get_tx_comp_ring_size(int tx_comp_ring_num,
  3970. int *tx_comp_ipa_ring_sz,
  3971. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  3972. {
  3973. if (!soc_cfg_ctx->ipa_enabled)
  3974. return;
  3975. if (tx_comp_ring_num == IPA_TCL_DATA_RING_IDX)
  3976. *tx_comp_ipa_ring_sz =
  3977. wlan_cfg_ipa_tx_comp_ring_size(soc_cfg_ctx);
  3978. else if (dp_ipa_is_alt_tx_comp_ring(tx_comp_ring_num))
  3979. *tx_comp_ipa_ring_sz =
  3980. wlan_cfg_ipa_tx_alt_comp_ring_size(soc_cfg_ctx);
  3981. }
  3982. #else
  3983. static uint8_t dp_reo_ring_selection(uint32_t value, uint32_t *ring)
  3984. {
  3985. uint8_t num = 0;
  3986. switch (value) {
  3987. /* should we have all the different possible ring configs */
  3988. case 0xFF:
  3989. num = 8;
  3990. ring[0] = REO_REMAP_SW1;
  3991. ring[1] = REO_REMAP_SW2;
  3992. ring[2] = REO_REMAP_SW3;
  3993. ring[3] = REO_REMAP_SW4;
  3994. ring[4] = REO_REMAP_SW5;
  3995. ring[5] = REO_REMAP_SW6;
  3996. ring[6] = REO_REMAP_SW7;
  3997. ring[7] = REO_REMAP_SW8;
  3998. break;
  3999. case 0x3F:
  4000. num = 6;
  4001. ring[0] = REO_REMAP_SW1;
  4002. ring[1] = REO_REMAP_SW2;
  4003. ring[2] = REO_REMAP_SW3;
  4004. ring[3] = REO_REMAP_SW4;
  4005. ring[4] = REO_REMAP_SW5;
  4006. ring[5] = REO_REMAP_SW6;
  4007. break;
  4008. case 0xF:
  4009. num = 4;
  4010. ring[0] = REO_REMAP_SW1;
  4011. ring[1] = REO_REMAP_SW2;
  4012. ring[2] = REO_REMAP_SW3;
  4013. ring[3] = REO_REMAP_SW4;
  4014. break;
  4015. case 0xE:
  4016. num = 3;
  4017. ring[0] = REO_REMAP_SW2;
  4018. ring[1] = REO_REMAP_SW3;
  4019. ring[2] = REO_REMAP_SW4;
  4020. break;
  4021. case 0xD:
  4022. num = 3;
  4023. ring[0] = REO_REMAP_SW1;
  4024. ring[1] = REO_REMAP_SW3;
  4025. ring[2] = REO_REMAP_SW4;
  4026. break;
  4027. case 0xC:
  4028. num = 2;
  4029. ring[0] = REO_REMAP_SW3;
  4030. ring[1] = REO_REMAP_SW4;
  4031. break;
  4032. case 0xB:
  4033. num = 3;
  4034. ring[0] = REO_REMAP_SW1;
  4035. ring[1] = REO_REMAP_SW2;
  4036. ring[2] = REO_REMAP_SW4;
  4037. break;
  4038. case 0xA:
  4039. num = 2;
  4040. ring[0] = REO_REMAP_SW2;
  4041. ring[1] = REO_REMAP_SW4;
  4042. break;
  4043. case 0x9:
  4044. num = 2;
  4045. ring[0] = REO_REMAP_SW1;
  4046. ring[1] = REO_REMAP_SW4;
  4047. break;
  4048. case 0x8:
  4049. num = 1;
  4050. ring[0] = REO_REMAP_SW4;
  4051. break;
  4052. case 0x7:
  4053. num = 3;
  4054. ring[0] = REO_REMAP_SW1;
  4055. ring[1] = REO_REMAP_SW2;
  4056. ring[2] = REO_REMAP_SW3;
  4057. break;
  4058. case 0x6:
  4059. num = 2;
  4060. ring[0] = REO_REMAP_SW2;
  4061. ring[1] = REO_REMAP_SW3;
  4062. break;
  4063. case 0x5:
  4064. num = 2;
  4065. ring[0] = REO_REMAP_SW1;
  4066. ring[1] = REO_REMAP_SW3;
  4067. break;
  4068. case 0x4:
  4069. num = 1;
  4070. ring[0] = REO_REMAP_SW3;
  4071. break;
  4072. case 0x3:
  4073. num = 2;
  4074. ring[0] = REO_REMAP_SW1;
  4075. ring[1] = REO_REMAP_SW2;
  4076. break;
  4077. case 0x2:
  4078. num = 1;
  4079. ring[0] = REO_REMAP_SW2;
  4080. break;
  4081. case 0x1:
  4082. num = 1;
  4083. ring[0] = REO_REMAP_SW1;
  4084. break;
  4085. default:
  4086. dp_err("unknown reo ring map 0x%x", value);
  4087. QDF_BUG(0);
  4088. }
  4089. return num;
  4090. }
  4091. bool dp_reo_remap_config(struct dp_soc *soc,
  4092. uint32_t *remap0,
  4093. uint32_t *remap1,
  4094. uint32_t *remap2)
  4095. {
  4096. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  4097. uint32_t reo_config = wlan_cfg_get_reo_rings_mapping(soc->wlan_cfg_ctx);
  4098. uint8_t num;
  4099. uint32_t ring[WLAN_CFG_NUM_REO_DEST_RING_MAX];
  4100. uint32_t value;
  4101. switch (offload_radio) {
  4102. case dp_nss_cfg_default:
  4103. value = reo_config & WLAN_CFG_NUM_REO_RINGS_MAP_MAX;
  4104. num = dp_reo_ring_selection(value, ring);
  4105. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  4106. num, remap1, remap2);
  4107. hal_compute_reo_remap_ix0(soc->hal_soc, remap0);
  4108. break;
  4109. case dp_nss_cfg_first_radio:
  4110. value = reo_config & 0xE;
  4111. num = dp_reo_ring_selection(value, ring);
  4112. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  4113. num, remap1, remap2);
  4114. break;
  4115. case dp_nss_cfg_second_radio:
  4116. value = reo_config & 0xD;
  4117. num = dp_reo_ring_selection(value, ring);
  4118. hal_compute_reo_remap_ix2_ix3(soc->hal_soc, ring,
  4119. num, remap1, remap2);
  4120. break;
  4121. case dp_nss_cfg_dbdc:
  4122. case dp_nss_cfg_dbtc:
  4123. /* return false if both or all are offloaded to NSS */
  4124. return false;
  4125. }
  4126. dp_debug("remap1 %x remap2 %x offload_radio %u",
  4127. *remap1, *remap2, offload_radio);
  4128. return true;
  4129. }
  4130. static void dp_ipa_get_tx_ring_size(int ring_num, int *tx_ipa_ring_sz,
  4131. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  4132. {
  4133. }
  4134. static void dp_ipa_get_tx_comp_ring_size(int tx_comp_ring_num,
  4135. int *tx_comp_ipa_ring_sz,
  4136. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx)
  4137. {
  4138. }
  4139. #endif /* IPA_OFFLOAD */
  4140. /**
  4141. * dp_reo_frag_dst_set() - configure reo register to set the
  4142. * fragment destination ring
  4143. * @soc: Datapath soc
  4144. * @frag_dst_ring: output parameter to set fragment destination ring
  4145. *
  4146. * Based on offload_radio below fragment destination rings is selected
  4147. * 0 - TCL
  4148. * 1 - SW1
  4149. * 2 - SW2
  4150. * 3 - SW3
  4151. * 4 - SW4
  4152. * 5 - Release
  4153. * 6 - FW
  4154. * 7 - alternate select
  4155. *
  4156. * Return: void
  4157. */
  4158. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  4159. {
  4160. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  4161. switch (offload_radio) {
  4162. case dp_nss_cfg_default:
  4163. *frag_dst_ring = REO_REMAP_TCL;
  4164. break;
  4165. case dp_nss_cfg_first_radio:
  4166. /*
  4167. * This configuration is valid for single band radio which
  4168. * is also NSS offload.
  4169. */
  4170. case dp_nss_cfg_dbdc:
  4171. case dp_nss_cfg_dbtc:
  4172. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  4173. break;
  4174. default:
  4175. dp_init_err("%pK: dp_reo_frag_dst_set invalid offload radio config", soc);
  4176. break;
  4177. }
  4178. }
  4179. #ifdef ENABLE_VERBOSE_DEBUG
  4180. static void dp_enable_verbose_debug(struct dp_soc *soc)
  4181. {
  4182. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  4183. soc_cfg_ctx = soc->wlan_cfg_ctx;
  4184. if (soc_cfg_ctx->per_pkt_trace & dp_verbose_debug_mask)
  4185. is_dp_verbose_debug_enabled = true;
  4186. if (soc_cfg_ctx->per_pkt_trace & hal_verbose_debug_mask)
  4187. hal_set_verbose_debug(true);
  4188. else
  4189. hal_set_verbose_debug(false);
  4190. }
  4191. #else
  4192. static void dp_enable_verbose_debug(struct dp_soc *soc)
  4193. {
  4194. }
  4195. #endif
  4196. #ifdef WLAN_FEATURE_STATS_EXT
  4197. static inline void dp_create_ext_stats_event(struct dp_soc *soc)
  4198. {
  4199. qdf_event_create(&soc->rx_hw_stats_event);
  4200. }
  4201. #else
  4202. static inline void dp_create_ext_stats_event(struct dp_soc *soc)
  4203. {
  4204. }
  4205. #endif
  4206. static void dp_deinit_tx_pair_by_index(struct dp_soc *soc, int index)
  4207. {
  4208. int tcl_ring_num, wbm_ring_num;
  4209. wlan_cfg_get_tcl_wbm_ring_num_for_index(soc->wlan_cfg_ctx,
  4210. index,
  4211. &tcl_ring_num,
  4212. &wbm_ring_num);
  4213. if (tcl_ring_num == -1) {
  4214. dp_err("incorrect tcl ring num for index %u", index);
  4215. return;
  4216. }
  4217. wlan_minidump_remove(soc->tcl_data_ring[index].base_vaddr_unaligned,
  4218. soc->tcl_data_ring[index].alloc_size,
  4219. soc->ctrl_psoc,
  4220. WLAN_MD_DP_SRNG_TCL_DATA,
  4221. "tcl_data_ring");
  4222. dp_info("index %u tcl %u wbm %u", index, tcl_ring_num, wbm_ring_num);
  4223. dp_srng_deinit(soc, &soc->tcl_data_ring[index], TCL_DATA,
  4224. tcl_ring_num);
  4225. if (wbm_ring_num == INVALID_WBM_RING_NUM)
  4226. return;
  4227. wlan_minidump_remove(soc->tx_comp_ring[index].base_vaddr_unaligned,
  4228. soc->tx_comp_ring[index].alloc_size,
  4229. soc->ctrl_psoc,
  4230. WLAN_MD_DP_SRNG_TX_COMP,
  4231. "tcl_comp_ring");
  4232. dp_srng_deinit(soc, &soc->tx_comp_ring[index], WBM2SW_RELEASE,
  4233. wbm_ring_num);
  4234. }
  4235. /**
  4236. * dp_init_tx_ring_pair_by_index() - The function inits tcl data/wbm completion
  4237. * ring pair
  4238. * @soc: DP soc pointer
  4239. * @index: index of soc->tcl_data or soc->tx_comp to initialize
  4240. *
  4241. * Return: QDF_STATUS_SUCCESS on success, error code otherwise.
  4242. */
  4243. static QDF_STATUS dp_init_tx_ring_pair_by_index(struct dp_soc *soc,
  4244. uint8_t index)
  4245. {
  4246. int tcl_ring_num, wbm_ring_num;
  4247. uint8_t bm_id;
  4248. if (index >= MAX_TCL_DATA_RINGS) {
  4249. dp_err("unexpected index!");
  4250. QDF_BUG(0);
  4251. goto fail1;
  4252. }
  4253. wlan_cfg_get_tcl_wbm_ring_num_for_index(soc->wlan_cfg_ctx,
  4254. index,
  4255. &tcl_ring_num,
  4256. &wbm_ring_num);
  4257. if (tcl_ring_num == -1) {
  4258. dp_err("incorrect tcl ring num for index %u", index);
  4259. goto fail1;
  4260. }
  4261. dp_info("index %u tcl %u wbm %u", index, tcl_ring_num, wbm_ring_num);
  4262. if (dp_srng_init(soc, &soc->tcl_data_ring[index], TCL_DATA,
  4263. tcl_ring_num, 0)) {
  4264. dp_err("dp_srng_init failed for tcl_data_ring");
  4265. goto fail1;
  4266. }
  4267. wlan_minidump_log(soc->tcl_data_ring[index].base_vaddr_unaligned,
  4268. soc->tcl_data_ring[index].alloc_size,
  4269. soc->ctrl_psoc,
  4270. WLAN_MD_DP_SRNG_TCL_DATA,
  4271. "tcl_data_ring");
  4272. if (wbm_ring_num == INVALID_WBM_RING_NUM)
  4273. goto set_rbm;
  4274. if (dp_srng_init(soc, &soc->tx_comp_ring[index], WBM2SW_RELEASE,
  4275. wbm_ring_num, 0)) {
  4276. dp_err("dp_srng_init failed for tx_comp_ring");
  4277. goto fail1;
  4278. }
  4279. wlan_minidump_log(soc->tx_comp_ring[index].base_vaddr_unaligned,
  4280. soc->tx_comp_ring[index].alloc_size,
  4281. soc->ctrl_psoc,
  4282. WLAN_MD_DP_SRNG_TX_COMP,
  4283. "tcl_comp_ring");
  4284. set_rbm:
  4285. bm_id = wlan_cfg_get_rbm_id_for_index(soc->wlan_cfg_ctx, tcl_ring_num);
  4286. soc->arch_ops.tx_implicit_rbm_set(soc, tcl_ring_num, bm_id);
  4287. return QDF_STATUS_SUCCESS;
  4288. fail1:
  4289. return QDF_STATUS_E_FAILURE;
  4290. }
  4291. static void dp_free_tx_ring_pair_by_index(struct dp_soc *soc, uint8_t index)
  4292. {
  4293. dp_debug("index %u", index);
  4294. dp_srng_free(soc, &soc->tcl_data_ring[index]);
  4295. dp_srng_free(soc, &soc->tx_comp_ring[index]);
  4296. }
  4297. /**
  4298. * dp_alloc_tx_ring_pair_by_index() - The function allocs tcl data/wbm2sw
  4299. * ring pair for the given "index"
  4300. * @soc: DP soc pointer
  4301. * @index: index of soc->tcl_data or soc->tx_comp to initialize
  4302. *
  4303. * Return: QDF_STATUS_SUCCESS on success, error code otherwise.
  4304. */
  4305. static QDF_STATUS dp_alloc_tx_ring_pair_by_index(struct dp_soc *soc,
  4306. uint8_t index)
  4307. {
  4308. int tx_ring_size;
  4309. int tx_comp_ring_size;
  4310. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  4311. int cached = 0;
  4312. if (index >= MAX_TCL_DATA_RINGS) {
  4313. dp_err("unexpected index!");
  4314. QDF_BUG(0);
  4315. goto fail1;
  4316. }
  4317. dp_debug("index %u", index);
  4318. tx_ring_size = wlan_cfg_tx_ring_size(soc_cfg_ctx);
  4319. dp_ipa_get_tx_ring_size(index, &tx_ring_size, soc_cfg_ctx);
  4320. if (dp_srng_alloc(soc, &soc->tcl_data_ring[index], TCL_DATA,
  4321. tx_ring_size, cached)) {
  4322. dp_err("dp_srng_alloc failed for tcl_data_ring");
  4323. goto fail1;
  4324. }
  4325. tx_comp_ring_size = wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  4326. dp_ipa_get_tx_comp_ring_size(index, &tx_comp_ring_size, soc_cfg_ctx);
  4327. /* Enable cached TCL desc if NSS offload is disabled */
  4328. if (!wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx))
  4329. cached = WLAN_CFG_DST_RING_CACHED_DESC;
  4330. if (wlan_cfg_get_wbm_ring_num_for_index(soc->wlan_cfg_ctx, index) ==
  4331. INVALID_WBM_RING_NUM)
  4332. return QDF_STATUS_SUCCESS;
  4333. if (dp_srng_alloc(soc, &soc->tx_comp_ring[index], WBM2SW_RELEASE,
  4334. tx_comp_ring_size, cached)) {
  4335. dp_err("dp_srng_alloc failed for tx_comp_ring");
  4336. goto fail1;
  4337. }
  4338. return QDF_STATUS_SUCCESS;
  4339. fail1:
  4340. return QDF_STATUS_E_FAILURE;
  4341. }
  4342. static QDF_STATUS dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  4343. {
  4344. struct cdp_lro_hash_config lro_hash;
  4345. QDF_STATUS status;
  4346. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  4347. !wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx) &&
  4348. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  4349. dp_err("LRO, GRO and RX hash disabled");
  4350. return QDF_STATUS_E_FAILURE;
  4351. }
  4352. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  4353. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) ||
  4354. wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx)) {
  4355. lro_hash.lro_enable = 1;
  4356. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  4357. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  4358. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  4359. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  4360. }
  4361. soc->arch_ops.get_rx_hash_key(soc, &lro_hash);
  4362. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  4363. if (!soc->cdp_soc.ol_ops->lro_hash_config) {
  4364. QDF_BUG(0);
  4365. dp_err("lro_hash_config not configured");
  4366. return QDF_STATUS_E_FAILURE;
  4367. }
  4368. status = soc->cdp_soc.ol_ops->lro_hash_config(soc->ctrl_psoc,
  4369. pdev->pdev_id,
  4370. &lro_hash);
  4371. if (!QDF_IS_STATUS_SUCCESS(status)) {
  4372. dp_err("failed to send lro_hash_config to FW %u", status);
  4373. return status;
  4374. }
  4375. dp_info("LRO CMD config: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  4376. lro_hash.lro_enable, lro_hash.tcp_flag,
  4377. lro_hash.tcp_flag_mask);
  4378. dp_info("toeplitz_hash_ipv4:");
  4379. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4380. lro_hash.toeplitz_hash_ipv4,
  4381. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  4382. LRO_IPV4_SEED_ARR_SZ));
  4383. dp_info("toeplitz_hash_ipv6:");
  4384. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4385. lro_hash.toeplitz_hash_ipv6,
  4386. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  4387. LRO_IPV6_SEED_ARR_SZ));
  4388. return status;
  4389. }
  4390. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  4391. /**
  4392. * dp_reap_timer_init() - initialize the reap timer
  4393. * @soc: data path SoC handle
  4394. *
  4395. * Return: void
  4396. */
  4397. static void dp_reap_timer_init(struct dp_soc *soc)
  4398. {
  4399. /*
  4400. * Timer to reap rxdma status rings.
  4401. * Needed until we enable ppdu end interrupts
  4402. */
  4403. dp_monitor_reap_timer_init(soc);
  4404. dp_monitor_vdev_timer_init(soc);
  4405. }
  4406. /**
  4407. * dp_reap_timer_deinit() - de-initialize the reap timer
  4408. * @soc: data path SoC handle
  4409. *
  4410. * Return: void
  4411. */
  4412. static void dp_reap_timer_deinit(struct dp_soc *soc)
  4413. {
  4414. dp_monitor_reap_timer_deinit(soc);
  4415. }
  4416. #else
  4417. /* WIN use case */
  4418. static void dp_reap_timer_init(struct dp_soc *soc)
  4419. {
  4420. /* Configure LMAC rings in Polled mode */
  4421. if (soc->lmac_polled_mode) {
  4422. /*
  4423. * Timer to reap lmac rings.
  4424. */
  4425. qdf_timer_init(soc->osdev, &soc->lmac_reap_timer,
  4426. dp_service_lmac_rings, (void *)soc,
  4427. QDF_TIMER_TYPE_WAKE_APPS);
  4428. soc->lmac_timer_init = 1;
  4429. qdf_timer_mod(&soc->lmac_reap_timer, DP_INTR_POLL_TIMER_MS);
  4430. }
  4431. }
  4432. static void dp_reap_timer_deinit(struct dp_soc *soc)
  4433. {
  4434. if (soc->lmac_timer_init) {
  4435. qdf_timer_stop(&soc->lmac_reap_timer);
  4436. qdf_timer_free(&soc->lmac_reap_timer);
  4437. soc->lmac_timer_init = 0;
  4438. }
  4439. }
  4440. #endif
  4441. #ifdef QCA_HOST2FW_RXBUF_RING
  4442. /**
  4443. * dp_rxdma_ring_alloc() - allocate the RXDMA rings
  4444. * @soc: data path SoC handle
  4445. * @pdev: Physical device handle
  4446. *
  4447. * Return: 0 - success, > 0 - failure
  4448. */
  4449. static int dp_rxdma_ring_alloc(struct dp_soc *soc, struct dp_pdev *pdev)
  4450. {
  4451. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  4452. int max_mac_rings;
  4453. int i;
  4454. int ring_size;
  4455. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  4456. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  4457. ring_size = wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx);
  4458. for (i = 0; i < max_mac_rings; i++) {
  4459. dp_verbose_debug("pdev_id %d mac_id %d", pdev->pdev_id, i);
  4460. if (dp_srng_alloc(soc, &pdev->rx_mac_buf_ring[i],
  4461. RXDMA_BUF, ring_size, 0)) {
  4462. dp_init_err("%pK: failed rx mac ring setup", soc);
  4463. return QDF_STATUS_E_FAILURE;
  4464. }
  4465. }
  4466. return QDF_STATUS_SUCCESS;
  4467. }
  4468. /**
  4469. * dp_rxdma_ring_setup() - configure the RXDMA rings
  4470. * @soc: data path SoC handle
  4471. * @pdev: Physical device handle
  4472. *
  4473. * Return: 0 - success, > 0 - failure
  4474. */
  4475. static int dp_rxdma_ring_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  4476. {
  4477. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  4478. int max_mac_rings;
  4479. int i;
  4480. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  4481. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  4482. for (i = 0; i < max_mac_rings; i++) {
  4483. dp_verbose_debug("pdev_id %d mac_id %d", pdev->pdev_id, i);
  4484. if (dp_srng_init(soc, &pdev->rx_mac_buf_ring[i],
  4485. RXDMA_BUF, 1, i)) {
  4486. dp_init_err("%pK: failed rx mac ring setup", soc);
  4487. return QDF_STATUS_E_FAILURE;
  4488. }
  4489. }
  4490. return QDF_STATUS_SUCCESS;
  4491. }
  4492. /**
  4493. * dp_rxdma_ring_cleanup() - Deinit the RXDMA rings and reap timer
  4494. * @soc: data path SoC handle
  4495. * @pdev: Physical device handle
  4496. *
  4497. * Return: void
  4498. */
  4499. static void dp_rxdma_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev)
  4500. {
  4501. int i;
  4502. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  4503. dp_srng_deinit(soc, &pdev->rx_mac_buf_ring[i], RXDMA_BUF, 1);
  4504. dp_reap_timer_deinit(soc);
  4505. }
  4506. /**
  4507. * dp_rxdma_ring_free() - Free the RXDMA rings
  4508. * @pdev: Physical device handle
  4509. *
  4510. * Return: void
  4511. */
  4512. static void dp_rxdma_ring_free(struct dp_pdev *pdev)
  4513. {
  4514. int i;
  4515. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  4516. dp_srng_free(pdev->soc, &pdev->rx_mac_buf_ring[i]);
  4517. }
  4518. #else
  4519. static int dp_rxdma_ring_alloc(struct dp_soc *soc, struct dp_pdev *pdev)
  4520. {
  4521. return QDF_STATUS_SUCCESS;
  4522. }
  4523. static int dp_rxdma_ring_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  4524. {
  4525. return QDF_STATUS_SUCCESS;
  4526. }
  4527. static void dp_rxdma_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev)
  4528. {
  4529. dp_reap_timer_deinit(soc);
  4530. }
  4531. static void dp_rxdma_ring_free(struct dp_pdev *pdev)
  4532. {
  4533. }
  4534. #endif
  4535. /**
  4536. * dp_dscp_tid_map_setup() - Initialize the dscp-tid maps
  4537. * @pdev: DP_PDEV handle
  4538. *
  4539. * Return: void
  4540. */
  4541. static inline void
  4542. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  4543. {
  4544. uint8_t map_id;
  4545. struct dp_soc *soc = pdev->soc;
  4546. if (!soc)
  4547. return;
  4548. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  4549. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  4550. default_dscp_tid_map,
  4551. sizeof(default_dscp_tid_map));
  4552. }
  4553. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  4554. hal_tx_set_dscp_tid_map(soc->hal_soc,
  4555. default_dscp_tid_map,
  4556. map_id);
  4557. }
  4558. }
  4559. /**
  4560. * dp_pcp_tid_map_setup() - Initialize the pcp-tid maps
  4561. * @pdev: DP_PDEV handle
  4562. *
  4563. * Return: void
  4564. */
  4565. static inline void
  4566. dp_pcp_tid_map_setup(struct dp_pdev *pdev)
  4567. {
  4568. struct dp_soc *soc = pdev->soc;
  4569. if (!soc)
  4570. return;
  4571. qdf_mem_copy(soc->pcp_tid_map, default_pcp_tid_map,
  4572. sizeof(default_pcp_tid_map));
  4573. hal_tx_set_pcp_tid_map_default(soc->hal_soc, default_pcp_tid_map);
  4574. }
  4575. #ifdef IPA_OFFLOAD
  4576. /**
  4577. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  4578. * @soc: data path instance
  4579. * @pdev: core txrx pdev context
  4580. *
  4581. * Return: QDF_STATUS_SUCCESS: success
  4582. * QDF_STATUS_E_RESOURCES: Error return
  4583. */
  4584. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4585. struct dp_pdev *pdev)
  4586. {
  4587. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  4588. int entries;
  4589. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4590. soc_cfg_ctx = soc->wlan_cfg_ctx;
  4591. entries =
  4592. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  4593. /* Setup second Rx refill buffer ring */
  4594. if (dp_srng_alloc(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  4595. entries, 0)) {
  4596. dp_init_err("%pK: dp_srng_alloc failed second"
  4597. "rx refill ring", soc);
  4598. return QDF_STATUS_E_FAILURE;
  4599. }
  4600. }
  4601. return QDF_STATUS_SUCCESS;
  4602. }
  4603. #ifdef IPA_WDI3_VLAN_SUPPORT
  4604. static int dp_setup_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4605. struct dp_pdev *pdev)
  4606. {
  4607. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  4608. int entries;
  4609. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4610. wlan_ipa_is_vlan_enabled()) {
  4611. soc_cfg_ctx = soc->wlan_cfg_ctx;
  4612. entries =
  4613. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  4614. /* Setup second Rx refill buffer ring */
  4615. if (dp_srng_alloc(soc, &pdev->rx_refill_buf_ring3, RXDMA_BUF,
  4616. entries, 0)) {
  4617. dp_init_err("%pK: alloc failed for 3rd rx refill ring",
  4618. soc);
  4619. return QDF_STATUS_E_FAILURE;
  4620. }
  4621. }
  4622. return QDF_STATUS_SUCCESS;
  4623. }
  4624. static int dp_init_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4625. struct dp_pdev *pdev)
  4626. {
  4627. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4628. wlan_ipa_is_vlan_enabled()) {
  4629. if (dp_srng_init(soc, &pdev->rx_refill_buf_ring3, RXDMA_BUF,
  4630. IPA_RX_ALT_REFILL_BUF_RING_IDX,
  4631. pdev->pdev_id)) {
  4632. dp_init_err("%pK: init failed for 3rd rx refill ring",
  4633. soc);
  4634. return QDF_STATUS_E_FAILURE;
  4635. }
  4636. }
  4637. return QDF_STATUS_SUCCESS;
  4638. }
  4639. static void dp_deinit_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4640. struct dp_pdev *pdev)
  4641. {
  4642. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4643. wlan_ipa_is_vlan_enabled())
  4644. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring3, RXDMA_BUF, 0);
  4645. }
  4646. static void dp_free_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4647. struct dp_pdev *pdev)
  4648. {
  4649. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx) &&
  4650. wlan_ipa_is_vlan_enabled())
  4651. dp_srng_free(soc, &pdev->rx_refill_buf_ring3);
  4652. }
  4653. #else
  4654. static int dp_setup_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4655. struct dp_pdev *pdev)
  4656. {
  4657. return QDF_STATUS_SUCCESS;
  4658. }
  4659. static int dp_init_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4660. struct dp_pdev *pdev)
  4661. {
  4662. return QDF_STATUS_SUCCESS;
  4663. }
  4664. static void dp_deinit_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4665. struct dp_pdev *pdev)
  4666. {
  4667. }
  4668. static void dp_free_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4669. struct dp_pdev *pdev)
  4670. {
  4671. }
  4672. #endif
  4673. /**
  4674. * dp_deinit_ipa_rx_refill_buf_ring - deinit second Rx refill buffer ring
  4675. * @soc: data path instance
  4676. * @pdev: core txrx pdev context
  4677. *
  4678. * Return: void
  4679. */
  4680. static void dp_deinit_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4681. struct dp_pdev *pdev)
  4682. {
  4683. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx))
  4684. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF, 0);
  4685. }
  4686. /**
  4687. * dp_init_ipa_rx_refill_buf_ring - Init second Rx refill buffer ring
  4688. * @soc: data path instance
  4689. * @pdev: core txrx pdev context
  4690. *
  4691. * Return: QDF_STATUS_SUCCESS: success
  4692. * QDF_STATUS_E_RESOURCES: Error return
  4693. */
  4694. static int dp_init_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4695. struct dp_pdev *pdev)
  4696. {
  4697. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4698. if (dp_srng_init(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  4699. IPA_RX_REFILL_BUF_RING_IDX, pdev->pdev_id)) {
  4700. dp_init_err("%pK: dp_srng_init failed second"
  4701. "rx refill ring", soc);
  4702. return QDF_STATUS_E_FAILURE;
  4703. }
  4704. }
  4705. if (dp_init_ipa_rx_alt_refill_buf_ring(soc, pdev)) {
  4706. dp_deinit_ipa_rx_refill_buf_ring(soc, pdev);
  4707. return QDF_STATUS_E_FAILURE;
  4708. }
  4709. return QDF_STATUS_SUCCESS;
  4710. }
  4711. /**
  4712. * dp_free_ipa_rx_refill_buf_ring - free second Rx refill buffer ring
  4713. * @soc: data path instance
  4714. * @pdev: core txrx pdev context
  4715. *
  4716. * Return: void
  4717. */
  4718. static void dp_free_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4719. struct dp_pdev *pdev)
  4720. {
  4721. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx))
  4722. dp_srng_free(soc, &pdev->rx_refill_buf_ring2);
  4723. }
  4724. #else
  4725. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4726. struct dp_pdev *pdev)
  4727. {
  4728. return QDF_STATUS_SUCCESS;
  4729. }
  4730. static int dp_init_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4731. struct dp_pdev *pdev)
  4732. {
  4733. return QDF_STATUS_SUCCESS;
  4734. }
  4735. static void dp_deinit_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4736. struct dp_pdev *pdev)
  4737. {
  4738. }
  4739. static void dp_free_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  4740. struct dp_pdev *pdev)
  4741. {
  4742. }
  4743. static int dp_setup_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4744. struct dp_pdev *pdev)
  4745. {
  4746. return QDF_STATUS_SUCCESS;
  4747. }
  4748. static void dp_deinit_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4749. struct dp_pdev *pdev)
  4750. {
  4751. }
  4752. static void dp_free_ipa_rx_alt_refill_buf_ring(struct dp_soc *soc,
  4753. struct dp_pdev *pdev)
  4754. {
  4755. }
  4756. #endif
  4757. #ifdef WLAN_FEATURE_DP_CFG_EVENT_HISTORY
  4758. /**
  4759. * dp_soc_cfg_history_attach() - Allocate and attach datapath config events
  4760. * history
  4761. * @soc: DP soc handle
  4762. *
  4763. * Return: None
  4764. */
  4765. static void dp_soc_cfg_history_attach(struct dp_soc *soc)
  4766. {
  4767. dp_soc_frag_history_attach(soc, &soc->cfg_event_history,
  4768. DP_CFG_EVT_HIST_MAX_SLOTS,
  4769. DP_CFG_EVT_HIST_PER_SLOT_MAX,
  4770. sizeof(struct dp_cfg_event),
  4771. true, DP_CFG_EVENT_HIST_TYPE);
  4772. }
  4773. /**
  4774. * dp_soc_cfg_history_detach() - Detach and free DP config events history
  4775. * @soc: DP soc handle
  4776. *
  4777. * Return: none
  4778. */
  4779. static void dp_soc_cfg_history_detach(struct dp_soc *soc)
  4780. {
  4781. dp_soc_frag_history_detach(soc, &soc->cfg_event_history,
  4782. DP_CFG_EVT_HIST_MAX_SLOTS,
  4783. true, DP_CFG_EVENT_HIST_TYPE);
  4784. }
  4785. #else
  4786. static void dp_soc_cfg_history_attach(struct dp_soc *soc)
  4787. {
  4788. }
  4789. static void dp_soc_cfg_history_detach(struct dp_soc *soc)
  4790. {
  4791. }
  4792. #endif
  4793. #ifdef DP_TX_HW_DESC_HISTORY
  4794. /**
  4795. * dp_soc_tx_hw_desc_history_attach - Attach TX HW descriptor history
  4796. *
  4797. * @soc: DP soc handle
  4798. *
  4799. * Return: None
  4800. */
  4801. static void dp_soc_tx_hw_desc_history_attach(struct dp_soc *soc)
  4802. {
  4803. dp_soc_frag_history_attach(soc, &soc->tx_hw_desc_history,
  4804. DP_TX_HW_DESC_HIST_MAX_SLOTS,
  4805. DP_TX_HW_DESC_HIST_PER_SLOT_MAX,
  4806. sizeof(struct dp_tx_hw_desc_evt),
  4807. true, DP_TX_HW_DESC_HIST_TYPE);
  4808. }
  4809. static void dp_soc_tx_hw_desc_history_detach(struct dp_soc *soc)
  4810. {
  4811. dp_soc_frag_history_detach(soc, &soc->tx_hw_desc_history,
  4812. DP_TX_HW_DESC_HIST_MAX_SLOTS,
  4813. true, DP_TX_HW_DESC_HIST_TYPE);
  4814. }
  4815. #else /* DP_TX_HW_DESC_HISTORY */
  4816. static inline void
  4817. dp_soc_tx_hw_desc_history_attach(struct dp_soc *soc)
  4818. {
  4819. }
  4820. static inline void
  4821. dp_soc_tx_hw_desc_history_detach(struct dp_soc *soc)
  4822. {
  4823. }
  4824. #endif /* DP_TX_HW_DESC_HISTORY */
  4825. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  4826. #ifndef RX_DEFRAG_DO_NOT_REINJECT
  4827. /**
  4828. * dp_soc_rx_reinject_ring_history_attach - Attach the reo reinject ring
  4829. * history.
  4830. * @soc: DP soc handle
  4831. *
  4832. * Return: None
  4833. */
  4834. static void dp_soc_rx_reinject_ring_history_attach(struct dp_soc *soc)
  4835. {
  4836. soc->rx_reinject_ring_history =
  4837. dp_context_alloc_mem(soc, DP_RX_REINJECT_RING_HIST_TYPE,
  4838. sizeof(struct dp_rx_reinject_history));
  4839. if (soc->rx_reinject_ring_history)
  4840. qdf_atomic_init(&soc->rx_reinject_ring_history->index);
  4841. }
  4842. #else /* RX_DEFRAG_DO_NOT_REINJECT */
  4843. static inline void
  4844. dp_soc_rx_reinject_ring_history_attach(struct dp_soc *soc)
  4845. {
  4846. }
  4847. #endif /* RX_DEFRAG_DO_NOT_REINJECT */
  4848. /**
  4849. * dp_soc_rx_history_attach() - Attach the ring history record buffers
  4850. * @soc: DP soc structure
  4851. *
  4852. * This function allocates the memory for recording the rx ring, rx error
  4853. * ring and the reinject ring entries. There is no error returned in case
  4854. * of allocation failure since the record function checks if the history is
  4855. * initialized or not. We do not want to fail the driver load in case of
  4856. * failure to allocate memory for debug history.
  4857. *
  4858. * Return: None
  4859. */
  4860. static void dp_soc_rx_history_attach(struct dp_soc *soc)
  4861. {
  4862. int i;
  4863. uint32_t rx_ring_hist_size;
  4864. uint32_t rx_refill_ring_hist_size;
  4865. rx_ring_hist_size = sizeof(*soc->rx_ring_history[0]);
  4866. rx_refill_ring_hist_size = sizeof(*soc->rx_refill_ring_history[0]);
  4867. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  4868. soc->rx_ring_history[i] = dp_context_alloc_mem(
  4869. soc, DP_RX_RING_HIST_TYPE, rx_ring_hist_size);
  4870. if (soc->rx_ring_history[i])
  4871. qdf_atomic_init(&soc->rx_ring_history[i]->index);
  4872. }
  4873. soc->rx_err_ring_history = dp_context_alloc_mem(
  4874. soc, DP_RX_ERR_RING_HIST_TYPE, rx_ring_hist_size);
  4875. if (soc->rx_err_ring_history)
  4876. qdf_atomic_init(&soc->rx_err_ring_history->index);
  4877. dp_soc_rx_reinject_ring_history_attach(soc);
  4878. for (i = 0; i < MAX_PDEV_CNT; i++) {
  4879. soc->rx_refill_ring_history[i] = dp_context_alloc_mem(
  4880. soc,
  4881. DP_RX_REFILL_RING_HIST_TYPE,
  4882. rx_refill_ring_hist_size);
  4883. if (soc->rx_refill_ring_history[i])
  4884. qdf_atomic_init(&soc->rx_refill_ring_history[i]->index);
  4885. }
  4886. }
  4887. static void dp_soc_rx_history_detach(struct dp_soc *soc)
  4888. {
  4889. int i;
  4890. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  4891. dp_context_free_mem(soc, DP_RX_RING_HIST_TYPE,
  4892. soc->rx_ring_history[i]);
  4893. dp_context_free_mem(soc, DP_RX_ERR_RING_HIST_TYPE,
  4894. soc->rx_err_ring_history);
  4895. /*
  4896. * No need for a featurized detach since qdf_mem_free takes
  4897. * care of NULL pointer.
  4898. */
  4899. dp_context_free_mem(soc, DP_RX_REINJECT_RING_HIST_TYPE,
  4900. soc->rx_reinject_ring_history);
  4901. for (i = 0; i < MAX_PDEV_CNT; i++)
  4902. dp_context_free_mem(soc, DP_RX_REFILL_RING_HIST_TYPE,
  4903. soc->rx_refill_ring_history[i]);
  4904. }
  4905. #else
  4906. static inline void dp_soc_rx_history_attach(struct dp_soc *soc)
  4907. {
  4908. }
  4909. static inline void dp_soc_rx_history_detach(struct dp_soc *soc)
  4910. {
  4911. }
  4912. #endif
  4913. #ifdef WLAN_FEATURE_DP_MON_STATUS_RING_HISTORY
  4914. /**
  4915. * dp_soc_mon_status_ring_history_attach() - Attach the monitor status
  4916. * buffer record history.
  4917. * @soc: DP soc handle
  4918. *
  4919. * This function allocates memory to track the event for a monitor
  4920. * status buffer, before its parsed and freed.
  4921. *
  4922. * Return: None
  4923. */
  4924. static void dp_soc_mon_status_ring_history_attach(struct dp_soc *soc)
  4925. {
  4926. soc->mon_status_ring_history = dp_context_alloc_mem(soc,
  4927. DP_MON_STATUS_BUF_HIST_TYPE,
  4928. sizeof(struct dp_mon_status_ring_history));
  4929. if (!soc->mon_status_ring_history) {
  4930. dp_err("Failed to alloc memory for mon status ring history");
  4931. return;
  4932. }
  4933. }
  4934. /**
  4935. * dp_soc_mon_status_ring_history_detach() - Detach the monitor status buffer
  4936. * record history.
  4937. * @soc: DP soc handle
  4938. *
  4939. * Return: None
  4940. */
  4941. static void dp_soc_mon_status_ring_history_detach(struct dp_soc *soc)
  4942. {
  4943. dp_context_free_mem(soc, DP_MON_STATUS_BUF_HIST_TYPE,
  4944. soc->mon_status_ring_history);
  4945. }
  4946. #else
  4947. static void dp_soc_mon_status_ring_history_attach(struct dp_soc *soc)
  4948. {
  4949. }
  4950. static void dp_soc_mon_status_ring_history_detach(struct dp_soc *soc)
  4951. {
  4952. }
  4953. #endif
  4954. #ifdef WLAN_FEATURE_DP_TX_DESC_HISTORY
  4955. /**
  4956. * dp_soc_tx_history_attach() - Attach the ring history record buffers
  4957. * @soc: DP soc structure
  4958. *
  4959. * This function allocates the memory for recording the tx tcl ring and
  4960. * the tx comp ring entries. There is no error returned in case
  4961. * of allocation failure since the record function checks if the history is
  4962. * initialized or not. We do not want to fail the driver load in case of
  4963. * failure to allocate memory for debug history.
  4964. *
  4965. * Return: None
  4966. */
  4967. static void dp_soc_tx_history_attach(struct dp_soc *soc)
  4968. {
  4969. dp_soc_frag_history_attach(soc, &soc->tx_tcl_history,
  4970. DP_TX_TCL_HIST_MAX_SLOTS,
  4971. DP_TX_TCL_HIST_PER_SLOT_MAX,
  4972. sizeof(struct dp_tx_desc_event),
  4973. true, DP_TX_TCL_HIST_TYPE);
  4974. dp_soc_frag_history_attach(soc, &soc->tx_comp_history,
  4975. DP_TX_COMP_HIST_MAX_SLOTS,
  4976. DP_TX_COMP_HIST_PER_SLOT_MAX,
  4977. sizeof(struct dp_tx_desc_event),
  4978. true, DP_TX_COMP_HIST_TYPE);
  4979. }
  4980. /**
  4981. * dp_soc_tx_history_detach() - Detach the ring history record buffers
  4982. * @soc: DP soc structure
  4983. *
  4984. * This function frees the memory for recording the tx tcl ring and
  4985. * the tx comp ring entries.
  4986. *
  4987. * Return: None
  4988. */
  4989. static void dp_soc_tx_history_detach(struct dp_soc *soc)
  4990. {
  4991. dp_soc_frag_history_detach(soc, &soc->tx_tcl_history,
  4992. DP_TX_TCL_HIST_MAX_SLOTS,
  4993. true, DP_TX_TCL_HIST_TYPE);
  4994. dp_soc_frag_history_detach(soc, &soc->tx_comp_history,
  4995. DP_TX_COMP_HIST_MAX_SLOTS,
  4996. true, DP_TX_COMP_HIST_TYPE);
  4997. }
  4998. #else
  4999. static inline void dp_soc_tx_history_attach(struct dp_soc *soc)
  5000. {
  5001. }
  5002. static inline void dp_soc_tx_history_detach(struct dp_soc *soc)
  5003. {
  5004. }
  5005. #endif /* WLAN_FEATURE_DP_TX_DESC_HISTORY */
  5006. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  5007. QDF_STATUS
  5008. dp_rx_fst_attach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5009. {
  5010. struct dp_rx_fst *rx_fst = NULL;
  5011. QDF_STATUS ret = QDF_STATUS_SUCCESS;
  5012. /* for Lithium the below API is not registered
  5013. * hence fst attach happens for each pdev
  5014. */
  5015. if (!soc->arch_ops.dp_get_rx_fst)
  5016. return dp_rx_fst_attach(soc, pdev);
  5017. rx_fst = soc->arch_ops.dp_get_rx_fst();
  5018. /* for BE the FST attach is called only once per
  5019. * ML context. if rx_fst is already registered
  5020. * increase the ref count and return.
  5021. */
  5022. if (rx_fst) {
  5023. soc->rx_fst = rx_fst;
  5024. pdev->rx_fst = rx_fst;
  5025. soc->arch_ops.dp_rx_fst_ref();
  5026. } else {
  5027. ret = dp_rx_fst_attach(soc, pdev);
  5028. if ((ret != QDF_STATUS_SUCCESS) &&
  5029. (ret != QDF_STATUS_E_NOSUPPORT))
  5030. return ret;
  5031. soc->arch_ops.dp_set_rx_fst(soc->rx_fst);
  5032. soc->arch_ops.dp_rx_fst_ref();
  5033. }
  5034. return ret;
  5035. }
  5036. void
  5037. dp_rx_fst_detach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5038. {
  5039. struct dp_rx_fst *rx_fst = NULL;
  5040. /* for Lithium the below API is not registered
  5041. * hence fst detach happens for each pdev
  5042. */
  5043. if (!soc->arch_ops.dp_get_rx_fst) {
  5044. dp_rx_fst_detach(soc, pdev);
  5045. return;
  5046. }
  5047. rx_fst = soc->arch_ops.dp_get_rx_fst();
  5048. /* for BE the FST detach is called only when last
  5049. * ref count reaches 1.
  5050. */
  5051. if (rx_fst) {
  5052. if (soc->arch_ops.dp_rx_fst_deref() == 1)
  5053. dp_rx_fst_detach(soc, pdev);
  5054. }
  5055. pdev->rx_fst = NULL;
  5056. }
  5057. #elif defined(WLAN_SUPPORT_RX_FISA)
  5058. QDF_STATUS
  5059. dp_rx_fst_attach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5060. {
  5061. return dp_rx_fst_attach(soc, pdev);
  5062. }
  5063. void
  5064. dp_rx_fst_detach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5065. {
  5066. dp_rx_fst_detach(soc, pdev);
  5067. }
  5068. #else
  5069. QDF_STATUS
  5070. dp_rx_fst_attach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5071. {
  5072. return QDF_STATUS_SUCCESS;
  5073. }
  5074. void
  5075. dp_rx_fst_detach_wrapper(struct dp_soc *soc, struct dp_pdev *pdev)
  5076. {
  5077. }
  5078. #endif
  5079. /**
  5080. * dp_pdev_attach_wifi3() - attach txrx pdev
  5081. * @txrx_soc: Datapath SOC handle
  5082. * @params: Params for PDEV attach
  5083. *
  5084. * Return: QDF_STATUS
  5085. */
  5086. static inline
  5087. QDF_STATUS dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  5088. struct cdp_pdev_attach_params *params)
  5089. {
  5090. qdf_size_t pdev_context_size;
  5091. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  5092. struct dp_pdev *pdev = NULL;
  5093. uint8_t pdev_id = params->pdev_id;
  5094. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  5095. int nss_cfg;
  5096. QDF_STATUS ret;
  5097. pdev_context_size =
  5098. soc->arch_ops.txrx_get_context_size(DP_CONTEXT_TYPE_PDEV);
  5099. if (pdev_context_size)
  5100. pdev = dp_context_alloc_mem(soc, DP_PDEV_TYPE,
  5101. pdev_context_size);
  5102. if (!pdev) {
  5103. dp_init_err("%pK: DP PDEV memory allocation failed",
  5104. soc);
  5105. goto fail0;
  5106. }
  5107. wlan_minidump_log(pdev, sizeof(*pdev), soc->ctrl_psoc,
  5108. WLAN_MD_DP_PDEV, "dp_pdev");
  5109. soc_cfg_ctx = soc->wlan_cfg_ctx;
  5110. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  5111. if (!pdev->wlan_cfg_ctx) {
  5112. dp_init_err("%pK: pdev cfg_attach failed", soc);
  5113. goto fail1;
  5114. }
  5115. /*
  5116. * set nss pdev config based on soc config
  5117. */
  5118. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  5119. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  5120. (nss_cfg & (1 << pdev_id)));
  5121. pdev->soc = soc;
  5122. pdev->pdev_id = pdev_id;
  5123. soc->pdev_list[pdev_id] = pdev;
  5124. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  5125. soc->pdev_count++;
  5126. /* Allocate memory for pdev srng rings */
  5127. if (dp_pdev_srng_alloc(pdev)) {
  5128. dp_init_err("%pK: dp_pdev_srng_alloc failed", soc);
  5129. goto fail2;
  5130. }
  5131. /* Setup second Rx refill buffer ring */
  5132. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev)) {
  5133. dp_init_err("%pK: dp_srng_alloc failed rxrefill2 ring",
  5134. soc);
  5135. goto fail3;
  5136. }
  5137. /* Allocate memory for pdev rxdma rings */
  5138. if (dp_rxdma_ring_alloc(soc, pdev)) {
  5139. dp_init_err("%pK: dp_rxdma_ring_alloc failed", soc);
  5140. goto fail4;
  5141. }
  5142. /* Rx specific init */
  5143. if (dp_rx_pdev_desc_pool_alloc(pdev)) {
  5144. dp_init_err("%pK: dp_rx_pdev_attach failed", soc);
  5145. goto fail4;
  5146. }
  5147. if (dp_monitor_pdev_attach(pdev)) {
  5148. dp_init_err("%pK: dp_monitor_pdev_attach failed", soc);
  5149. goto fail5;
  5150. }
  5151. soc->arch_ops.txrx_pdev_attach(pdev, params);
  5152. /* Setup third Rx refill buffer ring */
  5153. if (dp_setup_ipa_rx_alt_refill_buf_ring(soc, pdev)) {
  5154. dp_init_err("%pK: dp_srng_alloc failed rxrefill3 ring",
  5155. soc);
  5156. goto fail6;
  5157. }
  5158. ret = dp_rx_fst_attach_wrapper(soc, pdev);
  5159. if ((ret != QDF_STATUS_SUCCESS) && (ret != QDF_STATUS_E_NOSUPPORT)) {
  5160. dp_init_err("%pK: RX FST attach failed: pdev %d err %d",
  5161. soc, pdev_id, ret);
  5162. goto fail7;
  5163. }
  5164. return QDF_STATUS_SUCCESS;
  5165. fail7:
  5166. dp_free_ipa_rx_alt_refill_buf_ring(soc, pdev);
  5167. fail6:
  5168. dp_monitor_pdev_detach(pdev);
  5169. fail5:
  5170. dp_rx_pdev_desc_pool_free(pdev);
  5171. fail4:
  5172. dp_rxdma_ring_free(pdev);
  5173. dp_free_ipa_rx_refill_buf_ring(soc, pdev);
  5174. fail3:
  5175. dp_pdev_srng_free(pdev);
  5176. fail2:
  5177. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  5178. fail1:
  5179. soc->pdev_list[pdev_id] = NULL;
  5180. qdf_mem_free(pdev);
  5181. fail0:
  5182. return QDF_STATUS_E_FAILURE;
  5183. }
  5184. /**
  5185. * dp_pdev_flush_pending_vdevs() - Flush all delete pending vdevs in pdev
  5186. * @pdev: Datapath PDEV handle
  5187. *
  5188. * This is the last chance to flush all pending dp vdevs/peers,
  5189. * some peer/vdev leak case like Non-SSR + peer unmap missing
  5190. * will be covered here.
  5191. *
  5192. * Return: None
  5193. */
  5194. static void dp_pdev_flush_pending_vdevs(struct dp_pdev *pdev)
  5195. {
  5196. struct dp_soc *soc = pdev->soc;
  5197. struct dp_vdev *vdev_arr[MAX_VDEV_CNT] = {0};
  5198. uint32_t i = 0;
  5199. uint32_t num_vdevs = 0;
  5200. struct dp_vdev *vdev = NULL;
  5201. if (TAILQ_EMPTY(&soc->inactive_vdev_list))
  5202. return;
  5203. qdf_spin_lock_bh(&soc->inactive_vdev_list_lock);
  5204. TAILQ_FOREACH(vdev, &soc->inactive_vdev_list,
  5205. inactive_list_elem) {
  5206. if (vdev->pdev != pdev)
  5207. continue;
  5208. vdev_arr[num_vdevs] = vdev;
  5209. num_vdevs++;
  5210. /* take reference to free */
  5211. dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CDP);
  5212. }
  5213. qdf_spin_unlock_bh(&soc->inactive_vdev_list_lock);
  5214. for (i = 0; i < num_vdevs; i++) {
  5215. dp_vdev_flush_peers((struct cdp_vdev *)vdev_arr[i], 0, 0);
  5216. dp_vdev_unref_delete(soc, vdev_arr[i], DP_MOD_ID_CDP);
  5217. }
  5218. }
  5219. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  5220. /**
  5221. * dp_vdev_stats_hw_offload_target_config() - Send HTT command to FW
  5222. * for enable/disable of HW vdev stats
  5223. * @soc: Datapath soc handle
  5224. * @pdev_id: INVALID_PDEV_ID for all pdevs or 0,1,2 for individual pdev
  5225. * @enable: flag to represent enable/disable of hw vdev stats
  5226. *
  5227. * Return: none
  5228. */
  5229. static void dp_vdev_stats_hw_offload_target_config(struct dp_soc *soc,
  5230. uint8_t pdev_id,
  5231. bool enable)
  5232. {
  5233. /* Check SOC level config for HW offload vdev stats support */
  5234. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  5235. dp_debug("%pK: HW vdev offload stats is disabled", soc);
  5236. return;
  5237. }
  5238. /* Send HTT command to FW for enable of stats */
  5239. dp_h2t_hw_vdev_stats_config_send(soc, pdev_id, enable, false, 0);
  5240. }
  5241. /**
  5242. * dp_vdev_stats_hw_offload_target_clear() - Clear HW vdev stats on target
  5243. * @soc: Datapath soc handle
  5244. * @pdev_id: pdev_id (0,1,2)
  5245. * @vdev_id_bitmask: bitmask with vdev_id(s) for which stats are to be
  5246. * cleared on HW
  5247. *
  5248. * Return: none
  5249. */
  5250. static
  5251. void dp_vdev_stats_hw_offload_target_clear(struct dp_soc *soc, uint8_t pdev_id,
  5252. uint64_t vdev_id_bitmask)
  5253. {
  5254. /* Check SOC level config for HW offload vdev stats support */
  5255. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  5256. dp_debug("%pK: HW vdev offload stats is disabled", soc);
  5257. return;
  5258. }
  5259. /* Send HTT command to FW for reset of stats */
  5260. dp_h2t_hw_vdev_stats_config_send(soc, pdev_id, true, true,
  5261. vdev_id_bitmask);
  5262. }
  5263. #else
  5264. static void
  5265. dp_vdev_stats_hw_offload_target_config(struct dp_soc *soc, uint8_t pdev_id,
  5266. bool enable)
  5267. {
  5268. }
  5269. static
  5270. void dp_vdev_stats_hw_offload_target_clear(struct dp_soc *soc, uint8_t pdev_id,
  5271. uint64_t vdev_id_bitmask)
  5272. {
  5273. }
  5274. #endif /*QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT */
  5275. /**
  5276. * dp_pdev_deinit() - Deinit txrx pdev
  5277. * @txrx_pdev: Datapath PDEV handle
  5278. * @force: Force deinit
  5279. *
  5280. * Return: None
  5281. */
  5282. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  5283. {
  5284. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  5285. qdf_nbuf_t curr_nbuf, next_nbuf;
  5286. if (pdev->pdev_deinit)
  5287. return;
  5288. dp_tx_me_exit(pdev);
  5289. dp_rx_pdev_buffers_free(pdev);
  5290. dp_rx_pdev_desc_pool_deinit(pdev);
  5291. dp_pdev_bkp_stats_detach(pdev);
  5292. qdf_event_destroy(&pdev->fw_peer_stats_event);
  5293. qdf_event_destroy(&pdev->fw_stats_event);
  5294. qdf_event_destroy(&pdev->fw_obss_stats_event);
  5295. if (pdev->sojourn_buf)
  5296. qdf_nbuf_free(pdev->sojourn_buf);
  5297. dp_pdev_flush_pending_vdevs(pdev);
  5298. dp_tx_desc_flush(pdev, NULL, true);
  5299. qdf_spinlock_destroy(&pdev->tx_mutex);
  5300. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  5301. dp_monitor_pdev_deinit(pdev);
  5302. dp_pdev_srng_deinit(pdev);
  5303. dp_ipa_uc_detach(pdev->soc, pdev);
  5304. dp_deinit_ipa_rx_alt_refill_buf_ring(pdev->soc, pdev);
  5305. dp_deinit_ipa_rx_refill_buf_ring(pdev->soc, pdev);
  5306. dp_rxdma_ring_cleanup(pdev->soc, pdev);
  5307. curr_nbuf = pdev->invalid_peer_head_msdu;
  5308. while (curr_nbuf) {
  5309. next_nbuf = qdf_nbuf_next(curr_nbuf);
  5310. dp_rx_nbuf_free(curr_nbuf);
  5311. curr_nbuf = next_nbuf;
  5312. }
  5313. pdev->invalid_peer_head_msdu = NULL;
  5314. pdev->invalid_peer_tail_msdu = NULL;
  5315. dp_wdi_event_detach(pdev);
  5316. pdev->pdev_deinit = 1;
  5317. }
  5318. /**
  5319. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  5320. * @psoc: Datapath psoc handle
  5321. * @pdev_id: Id of datapath PDEV handle
  5322. * @force: Force deinit
  5323. *
  5324. * Return: QDF_STATUS
  5325. */
  5326. static QDF_STATUS
  5327. dp_pdev_deinit_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id,
  5328. int force)
  5329. {
  5330. struct dp_pdev *txrx_pdev;
  5331. txrx_pdev = dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)psoc,
  5332. pdev_id);
  5333. if (!txrx_pdev)
  5334. return QDF_STATUS_E_FAILURE;
  5335. dp_pdev_deinit((struct cdp_pdev *)txrx_pdev, force);
  5336. return QDF_STATUS_SUCCESS;
  5337. }
  5338. /**
  5339. * dp_pdev_post_attach() - Do post pdev attach after dev_alloc_name
  5340. * @txrx_pdev: Datapath PDEV handle
  5341. *
  5342. * Return: None
  5343. */
  5344. static void dp_pdev_post_attach(struct cdp_pdev *txrx_pdev)
  5345. {
  5346. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  5347. dp_monitor_tx_capture_debugfs_init(pdev);
  5348. if (dp_pdev_htt_stats_dbgfs_init(pdev)) {
  5349. dp_init_err("%pK: Failed to initialize pdev HTT stats debugfs", pdev->soc);
  5350. }
  5351. }
  5352. /**
  5353. * dp_pdev_post_attach_wifi3() - attach txrx pdev post
  5354. * @soc: Datapath soc handle
  5355. * @pdev_id: pdev id of pdev
  5356. *
  5357. * Return: QDF_STATUS
  5358. */
  5359. static int dp_pdev_post_attach_wifi3(struct cdp_soc_t *soc,
  5360. uint8_t pdev_id)
  5361. {
  5362. struct dp_pdev *pdev;
  5363. pdev = dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  5364. pdev_id);
  5365. if (!pdev) {
  5366. dp_init_err("%pK: DP PDEV is Null for pdev id %d",
  5367. (struct dp_soc *)soc, pdev_id);
  5368. return QDF_STATUS_E_FAILURE;
  5369. }
  5370. dp_pdev_post_attach((struct cdp_pdev *)pdev);
  5371. return QDF_STATUS_SUCCESS;
  5372. }
  5373. /**
  5374. * dp_pdev_detach() - Complete rest of pdev detach
  5375. * @txrx_pdev: Datapath PDEV handle
  5376. * @force: Force deinit
  5377. *
  5378. * Return: None
  5379. */
  5380. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  5381. {
  5382. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  5383. struct dp_soc *soc = pdev->soc;
  5384. dp_rx_fst_detach_wrapper(soc, pdev);
  5385. dp_pdev_htt_stats_dbgfs_deinit(pdev);
  5386. dp_rx_pdev_desc_pool_free(pdev);
  5387. dp_monitor_pdev_detach(pdev);
  5388. dp_rxdma_ring_free(pdev);
  5389. dp_free_ipa_rx_refill_buf_ring(soc, pdev);
  5390. dp_free_ipa_rx_alt_refill_buf_ring(soc, pdev);
  5391. dp_pdev_srng_free(pdev);
  5392. soc->pdev_count--;
  5393. soc->pdev_list[pdev->pdev_id] = NULL;
  5394. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  5395. wlan_minidump_remove(pdev, sizeof(*pdev), soc->ctrl_psoc,
  5396. WLAN_MD_DP_PDEV, "dp_pdev");
  5397. dp_context_free_mem(soc, DP_PDEV_TYPE, pdev);
  5398. }
  5399. /**
  5400. * dp_pdev_detach_wifi3() - detach txrx pdev
  5401. * @psoc: Datapath soc handle
  5402. * @pdev_id: pdev id of pdev
  5403. * @force: Force detach
  5404. *
  5405. * Return: QDF_STATUS
  5406. */
  5407. static QDF_STATUS dp_pdev_detach_wifi3(struct cdp_soc_t *psoc, uint8_t pdev_id,
  5408. int force)
  5409. {
  5410. struct dp_pdev *pdev;
  5411. struct dp_soc *soc = (struct dp_soc *)psoc;
  5412. pdev = dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)psoc,
  5413. pdev_id);
  5414. if (!pdev) {
  5415. dp_init_err("%pK: DP PDEV is Null for pdev id %d",
  5416. (struct dp_soc *)psoc, pdev_id);
  5417. return QDF_STATUS_E_FAILURE;
  5418. }
  5419. soc->arch_ops.txrx_pdev_detach(pdev);
  5420. dp_pdev_detach((struct cdp_pdev *)pdev, force);
  5421. return QDF_STATUS_SUCCESS;
  5422. }
  5423. #ifndef DP_UMAC_HW_RESET_SUPPORT
  5424. static inline
  5425. #endif
  5426. void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  5427. {
  5428. struct reo_desc_list_node *desc;
  5429. struct dp_rx_tid *rx_tid;
  5430. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  5431. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  5432. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  5433. rx_tid = &desc->rx_tid;
  5434. qdf_mem_unmap_nbytes_single(soc->osdev,
  5435. rx_tid->hw_qdesc_paddr,
  5436. QDF_DMA_BIDIRECTIONAL,
  5437. rx_tid->hw_qdesc_alloc_size);
  5438. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  5439. qdf_mem_free(desc);
  5440. }
  5441. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  5442. qdf_list_destroy(&soc->reo_desc_freelist);
  5443. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  5444. }
  5445. #ifdef WLAN_DP_FEATURE_DEFERRED_REO_QDESC_DESTROY
  5446. /**
  5447. * dp_reo_desc_deferred_freelist_create() - Initialize the resources used
  5448. * for deferred reo desc list
  5449. * @soc: Datapath soc handle
  5450. *
  5451. * Return: void
  5452. */
  5453. static void dp_reo_desc_deferred_freelist_create(struct dp_soc *soc)
  5454. {
  5455. qdf_spinlock_create(&soc->reo_desc_deferred_freelist_lock);
  5456. qdf_list_create(&soc->reo_desc_deferred_freelist,
  5457. REO_DESC_DEFERRED_FREELIST_SIZE);
  5458. soc->reo_desc_deferred_freelist_init = true;
  5459. }
  5460. /**
  5461. * dp_reo_desc_deferred_freelist_destroy() - loop the deferred free list &
  5462. * free the leftover REO QDESCs
  5463. * @soc: Datapath soc handle
  5464. *
  5465. * Return: void
  5466. */
  5467. static void dp_reo_desc_deferred_freelist_destroy(struct dp_soc *soc)
  5468. {
  5469. struct reo_desc_deferred_freelist_node *desc;
  5470. qdf_spin_lock_bh(&soc->reo_desc_deferred_freelist_lock);
  5471. soc->reo_desc_deferred_freelist_init = false;
  5472. while (qdf_list_remove_front(&soc->reo_desc_deferred_freelist,
  5473. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  5474. qdf_mem_unmap_nbytes_single(soc->osdev,
  5475. desc->hw_qdesc_paddr,
  5476. QDF_DMA_BIDIRECTIONAL,
  5477. desc->hw_qdesc_alloc_size);
  5478. qdf_mem_free(desc->hw_qdesc_vaddr_unaligned);
  5479. qdf_mem_free(desc);
  5480. }
  5481. qdf_spin_unlock_bh(&soc->reo_desc_deferred_freelist_lock);
  5482. qdf_list_destroy(&soc->reo_desc_deferred_freelist);
  5483. qdf_spinlock_destroy(&soc->reo_desc_deferred_freelist_lock);
  5484. }
  5485. #else
  5486. static inline void dp_reo_desc_deferred_freelist_create(struct dp_soc *soc)
  5487. {
  5488. }
  5489. static inline void dp_reo_desc_deferred_freelist_destroy(struct dp_soc *soc)
  5490. {
  5491. }
  5492. #endif /* !WLAN_DP_FEATURE_DEFERRED_REO_QDESC_DESTROY */
  5493. /**
  5494. * dp_soc_reset_txrx_ring_map() - reset tx ring map
  5495. * @soc: DP SOC handle
  5496. *
  5497. */
  5498. static void dp_soc_reset_txrx_ring_map(struct dp_soc *soc)
  5499. {
  5500. uint32_t i;
  5501. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++)
  5502. soc->tx_ring_map[i] = 0;
  5503. }
  5504. /**
  5505. * dp_soc_print_inactive_objects() - prints inactive peer and vdev list
  5506. * @soc: DP SOC handle
  5507. *
  5508. */
  5509. static void dp_soc_print_inactive_objects(struct dp_soc *soc)
  5510. {
  5511. struct dp_peer *peer = NULL;
  5512. struct dp_peer *tmp_peer = NULL;
  5513. struct dp_vdev *vdev = NULL;
  5514. struct dp_vdev *tmp_vdev = NULL;
  5515. int i = 0;
  5516. uint32_t count;
  5517. if (TAILQ_EMPTY(&soc->inactive_peer_list) &&
  5518. TAILQ_EMPTY(&soc->inactive_vdev_list))
  5519. return;
  5520. TAILQ_FOREACH_SAFE(peer, &soc->inactive_peer_list,
  5521. inactive_list_elem, tmp_peer) {
  5522. for (i = 0; i < DP_MOD_ID_MAX; i++) {
  5523. count = qdf_atomic_read(&peer->mod_refs[i]);
  5524. if (count)
  5525. DP_PRINT_STATS("peer %pK Module id %u ==> %u",
  5526. peer, i, count);
  5527. }
  5528. }
  5529. TAILQ_FOREACH_SAFE(vdev, &soc->inactive_vdev_list,
  5530. inactive_list_elem, tmp_vdev) {
  5531. for (i = 0; i < DP_MOD_ID_MAX; i++) {
  5532. count = qdf_atomic_read(&vdev->mod_refs[i]);
  5533. if (count)
  5534. DP_PRINT_STATS("vdev %pK Module id %u ==> %u",
  5535. vdev, i, count);
  5536. }
  5537. }
  5538. QDF_BUG(0);
  5539. }
  5540. /**
  5541. * dp_soc_deinit() - Deinitialize txrx SOC
  5542. * @txrx_soc: Opaque DP SOC handle
  5543. *
  5544. * Return: None
  5545. */
  5546. static void dp_soc_deinit(void *txrx_soc)
  5547. {
  5548. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  5549. struct htt_soc *htt_soc = soc->htt_handle;
  5550. qdf_atomic_set(&soc->cmn_init_done, 0);
  5551. if (soc->arch_ops.txrx_soc_ppeds_stop)
  5552. soc->arch_ops.txrx_soc_ppeds_stop(soc);
  5553. soc->arch_ops.txrx_soc_deinit(soc);
  5554. dp_monitor_soc_deinit(soc);
  5555. /* free peer tables & AST tables allocated during peer_map_attach */
  5556. if (soc->peer_map_attach_success) {
  5557. dp_peer_find_detach(soc);
  5558. soc->arch_ops.txrx_peer_map_detach(soc);
  5559. soc->peer_map_attach_success = FALSE;
  5560. }
  5561. qdf_flush_work(&soc->htt_stats.work);
  5562. qdf_disable_work(&soc->htt_stats.work);
  5563. qdf_spinlock_destroy(&soc->htt_stats.lock);
  5564. dp_soc_reset_txrx_ring_map(soc);
  5565. dp_reo_desc_freelist_destroy(soc);
  5566. dp_reo_desc_deferred_freelist_destroy(soc);
  5567. DEINIT_RX_HW_STATS_LOCK(soc);
  5568. qdf_spinlock_destroy(&soc->ast_lock);
  5569. dp_peer_mec_spinlock_destroy(soc);
  5570. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  5571. qdf_nbuf_queue_free(&soc->invalid_buf_queue);
  5572. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  5573. qdf_spinlock_destroy(&soc->vdev_map_lock);
  5574. dp_reo_cmdlist_destroy(soc);
  5575. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  5576. dp_soc_tx_desc_sw_pools_deinit(soc);
  5577. dp_soc_srng_deinit(soc);
  5578. dp_hw_link_desc_ring_deinit(soc);
  5579. dp_soc_print_inactive_objects(soc);
  5580. qdf_spinlock_destroy(&soc->inactive_peer_list_lock);
  5581. qdf_spinlock_destroy(&soc->inactive_vdev_list_lock);
  5582. htt_soc_htc_dealloc(soc->htt_handle);
  5583. htt_soc_detach(htt_soc);
  5584. /* Free wbm sg list and reset flags in down path */
  5585. dp_rx_wbm_sg_list_deinit(soc);
  5586. wlan_minidump_remove(soc, sizeof(*soc), soc->ctrl_psoc,
  5587. WLAN_MD_DP_SOC, "dp_soc");
  5588. }
  5589. /**
  5590. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  5591. * @txrx_soc: Opaque DP SOC handle
  5592. *
  5593. * Return: None
  5594. */
  5595. static void dp_soc_deinit_wifi3(struct cdp_soc_t *txrx_soc)
  5596. {
  5597. dp_soc_deinit(txrx_soc);
  5598. }
  5599. /**
  5600. * dp_soc_detach() - Detach rest of txrx SOC
  5601. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  5602. *
  5603. * Return: None
  5604. */
  5605. static void dp_soc_detach(struct cdp_soc_t *txrx_soc)
  5606. {
  5607. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  5608. soc->arch_ops.txrx_soc_detach(soc);
  5609. dp_runtime_deinit();
  5610. dp_sysfs_deinitialize_stats(soc);
  5611. dp_soc_swlm_detach(soc);
  5612. dp_soc_tx_desc_sw_pools_free(soc);
  5613. dp_soc_srng_free(soc);
  5614. dp_hw_link_desc_ring_free(soc);
  5615. dp_hw_link_desc_pool_banks_free(soc, WLAN_INVALID_PDEV_ID);
  5616. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  5617. dp_soc_tx_hw_desc_history_detach(soc);
  5618. dp_soc_tx_history_detach(soc);
  5619. dp_soc_mon_status_ring_history_detach(soc);
  5620. dp_soc_rx_history_detach(soc);
  5621. dp_soc_cfg_history_detach(soc);
  5622. if (!dp_monitor_modularized_enable()) {
  5623. dp_mon_soc_detach_wrapper(soc);
  5624. }
  5625. qdf_mem_free(soc->cdp_soc.ops);
  5626. qdf_mem_free(soc);
  5627. }
  5628. /**
  5629. * dp_soc_detach_wifi3() - Detach txrx SOC
  5630. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  5631. *
  5632. * Return: None
  5633. */
  5634. static void dp_soc_detach_wifi3(struct cdp_soc_t *txrx_soc)
  5635. {
  5636. dp_soc_detach(txrx_soc);
  5637. }
  5638. #ifdef QCA_HOST2FW_RXBUF_RING
  5639. static inline void
  5640. dp_htt_setup_rxdma_err_dst_ring(struct dp_soc *soc, int mac_id,
  5641. int lmac_id)
  5642. {
  5643. if (soc->rxdma_err_dst_ring[lmac_id].hal_srng)
  5644. htt_srng_setup(soc->htt_handle, mac_id,
  5645. soc->rxdma_err_dst_ring[lmac_id].hal_srng,
  5646. RXDMA_DST);
  5647. }
  5648. #ifdef IPA_WDI3_VLAN_SUPPORT
  5649. static inline
  5650. void dp_rxdma_setup_refill_ring3(struct dp_soc *soc,
  5651. struct dp_pdev *pdev,
  5652. uint8_t idx)
  5653. {
  5654. if (pdev->rx_refill_buf_ring3.hal_srng)
  5655. htt_srng_setup(soc->htt_handle, idx,
  5656. pdev->rx_refill_buf_ring3.hal_srng,
  5657. RXDMA_BUF);
  5658. }
  5659. #else
  5660. static inline
  5661. void dp_rxdma_setup_refill_ring3(struct dp_soc *soc,
  5662. struct dp_pdev *pdev,
  5663. uint8_t idx)
  5664. { }
  5665. #endif
  5666. /**
  5667. * dp_rxdma_ring_config() - configure the RX DMA rings
  5668. * @soc: data path SoC handle
  5669. *
  5670. * This function is used to configure the MAC rings.
  5671. * On MCL host provides buffers in Host2FW ring
  5672. * FW refills (copies) buffers to the ring and updates
  5673. * ring_idx in register
  5674. *
  5675. * Return: zero on success, non-zero on failure
  5676. */
  5677. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  5678. {
  5679. int i;
  5680. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5681. for (i = 0; i < MAX_PDEV_CNT; i++) {
  5682. struct dp_pdev *pdev = soc->pdev_list[i];
  5683. if (pdev) {
  5684. int mac_id;
  5685. int max_mac_rings =
  5686. wlan_cfg_get_num_mac_rings
  5687. (pdev->wlan_cfg_ctx);
  5688. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, 0, i);
  5689. htt_srng_setup(soc->htt_handle, i,
  5690. soc->rx_refill_buf_ring[lmac_id]
  5691. .hal_srng,
  5692. RXDMA_BUF);
  5693. if (pdev->rx_refill_buf_ring2.hal_srng)
  5694. htt_srng_setup(soc->htt_handle, i,
  5695. pdev->rx_refill_buf_ring2
  5696. .hal_srng,
  5697. RXDMA_BUF);
  5698. dp_rxdma_setup_refill_ring3(soc, pdev, i);
  5699. dp_update_num_mac_rings_for_dbs(soc, &max_mac_rings);
  5700. dp_err("pdev_id %d max_mac_rings %d",
  5701. pdev->pdev_id, max_mac_rings);
  5702. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  5703. int mac_for_pdev =
  5704. dp_get_mac_id_for_pdev(mac_id,
  5705. pdev->pdev_id);
  5706. /*
  5707. * Obtain lmac id from pdev to access the LMAC
  5708. * ring in soc context
  5709. */
  5710. lmac_id =
  5711. dp_get_lmac_id_for_pdev_id(soc,
  5712. mac_id,
  5713. pdev->pdev_id);
  5714. QDF_TRACE(QDF_MODULE_ID_TXRX,
  5715. QDF_TRACE_LEVEL_ERROR,
  5716. FL("mac_id %d"), mac_for_pdev);
  5717. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  5718. pdev->rx_mac_buf_ring[mac_id]
  5719. .hal_srng,
  5720. RXDMA_BUF);
  5721. if (!soc->rxdma2sw_rings_not_supported)
  5722. dp_htt_setup_rxdma_err_dst_ring(soc,
  5723. mac_for_pdev, lmac_id);
  5724. /* Configure monitor mode rings */
  5725. status = dp_monitor_htt_srng_setup(soc, pdev,
  5726. lmac_id,
  5727. mac_for_pdev);
  5728. if (status != QDF_STATUS_SUCCESS) {
  5729. dp_err("Failed to send htt monitor messages to target");
  5730. return status;
  5731. }
  5732. }
  5733. }
  5734. }
  5735. dp_reap_timer_init(soc);
  5736. return status;
  5737. }
  5738. #else
  5739. /* This is only for WIN */
  5740. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  5741. {
  5742. int i;
  5743. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5744. int mac_for_pdev;
  5745. int lmac_id;
  5746. /* Configure monitor mode rings */
  5747. dp_monitor_soc_htt_srng_setup(soc);
  5748. for (i = 0; i < MAX_PDEV_CNT; i++) {
  5749. struct dp_pdev *pdev = soc->pdev_list[i];
  5750. if (!pdev)
  5751. continue;
  5752. mac_for_pdev = i;
  5753. lmac_id = dp_get_lmac_id_for_pdev_id(soc, 0, i);
  5754. if (soc->rx_refill_buf_ring[lmac_id].hal_srng)
  5755. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  5756. soc->rx_refill_buf_ring[lmac_id].
  5757. hal_srng, RXDMA_BUF);
  5758. /* Configure monitor mode rings */
  5759. dp_monitor_htt_srng_setup(soc, pdev,
  5760. lmac_id,
  5761. mac_for_pdev);
  5762. if (!soc->rxdma2sw_rings_not_supported)
  5763. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  5764. soc->rxdma_err_dst_ring[lmac_id].hal_srng,
  5765. RXDMA_DST);
  5766. }
  5767. dp_reap_timer_init(soc);
  5768. return status;
  5769. }
  5770. #endif
  5771. /**
  5772. * dp_rx_target_fst_config() - configure the RXOLE Flow Search Engine
  5773. *
  5774. * This function is used to configure the FSE HW block in RX OLE on a
  5775. * per pdev basis. Here, we will be programming parameters related to
  5776. * the Flow Search Table.
  5777. *
  5778. * @soc: data path SoC handle
  5779. *
  5780. * Return: zero on success, non-zero on failure
  5781. */
  5782. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  5783. static QDF_STATUS
  5784. dp_rx_target_fst_config(struct dp_soc *soc)
  5785. {
  5786. int i;
  5787. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5788. for (i = 0; i < MAX_PDEV_CNT; i++) {
  5789. struct dp_pdev *pdev = soc->pdev_list[i];
  5790. /* Flow search is not enabled if NSS offload is enabled */
  5791. if (pdev &&
  5792. !wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx)) {
  5793. status = dp_rx_flow_send_fst_fw_setup(pdev->soc, pdev);
  5794. if (status != QDF_STATUS_SUCCESS)
  5795. break;
  5796. }
  5797. }
  5798. return status;
  5799. }
  5800. #elif defined(WLAN_SUPPORT_RX_FISA)
  5801. /**
  5802. * dp_rx_target_fst_config() - Configure RX OLE FSE engine in HW
  5803. * @soc: SoC handle
  5804. *
  5805. * Return: Success
  5806. */
  5807. static inline QDF_STATUS dp_rx_target_fst_config(struct dp_soc *soc)
  5808. {
  5809. QDF_STATUS status;
  5810. struct dp_rx_fst *fst = soc->rx_fst;
  5811. /* Check if it is enabled in the INI */
  5812. if (!soc->fisa_enable) {
  5813. dp_err("RX FISA feature is disabled");
  5814. return QDF_STATUS_E_NOSUPPORT;
  5815. }
  5816. status = dp_rx_flow_send_fst_fw_setup(soc, soc->pdev_list[0]);
  5817. if (QDF_IS_STATUS_ERROR(status)) {
  5818. dp_err("dp_rx_flow_send_fst_fw_setup failed %d",
  5819. status);
  5820. return status;
  5821. }
  5822. if (soc->fst_cmem_base) {
  5823. soc->fst_in_cmem = true;
  5824. dp_rx_fst_update_cmem_params(soc, fst->max_entries,
  5825. soc->fst_cmem_base & 0xffffffff,
  5826. soc->fst_cmem_base >> 32);
  5827. }
  5828. return status;
  5829. }
  5830. #define FISA_MAX_TIMEOUT 0xffffffff
  5831. #define FISA_DISABLE_TIMEOUT 0
  5832. static QDF_STATUS dp_rx_fisa_config(struct dp_soc *soc)
  5833. {
  5834. struct dp_htt_rx_fisa_cfg fisa_config;
  5835. fisa_config.pdev_id = 0;
  5836. fisa_config.fisa_timeout = FISA_MAX_TIMEOUT;
  5837. return dp_htt_rx_fisa_config(soc->pdev_list[0], &fisa_config);
  5838. }
  5839. #else /* !WLAN_SUPPORT_RX_FISA */
  5840. static inline QDF_STATUS dp_rx_target_fst_config(struct dp_soc *soc)
  5841. {
  5842. return QDF_STATUS_SUCCESS;
  5843. }
  5844. #endif /* !WLAN_SUPPORT_RX_FISA */
  5845. #ifndef WLAN_SUPPORT_RX_FISA
  5846. static QDF_STATUS dp_rx_fisa_config(struct dp_soc *soc)
  5847. {
  5848. return QDF_STATUS_SUCCESS;
  5849. }
  5850. static QDF_STATUS dp_rx_dump_fisa_stats(struct dp_soc *soc)
  5851. {
  5852. return QDF_STATUS_SUCCESS;
  5853. }
  5854. static void dp_rx_dump_fisa_table(struct dp_soc *soc)
  5855. {
  5856. }
  5857. static void dp_suspend_fse_cache_flush(struct dp_soc *soc)
  5858. {
  5859. }
  5860. static void dp_resume_fse_cache_flush(struct dp_soc *soc)
  5861. {
  5862. }
  5863. #endif /* !WLAN_SUPPORT_RX_FISA */
  5864. #ifndef WLAN_DP_FEATURE_SW_LATENCY_MGR
  5865. static inline QDF_STATUS dp_print_swlm_stats(struct dp_soc *soc)
  5866. {
  5867. return QDF_STATUS_SUCCESS;
  5868. }
  5869. #endif /* !WLAN_DP_FEATURE_SW_LATENCY_MGR */
  5870. #ifdef WLAN_SUPPORT_PPEDS
  5871. /**
  5872. * dp_soc_target_ppe_rxole_rxdma_cfg() - Configure the RxOLe and RxDMA for PPE
  5873. * @soc: DP Tx/Rx handle
  5874. *
  5875. * Return: QDF_STATUS
  5876. */
  5877. static
  5878. QDF_STATUS dp_soc_target_ppe_rxole_rxdma_cfg(struct dp_soc *soc)
  5879. {
  5880. struct dp_htt_rxdma_rxole_ppe_config htt_cfg = {0};
  5881. QDF_STATUS status;
  5882. /*
  5883. * Program RxDMA to override the reo destination indication
  5884. * with REO2PPE_DST_IND, when use_ppe is set to 1 in RX_MSDU_END,
  5885. * thereby driving the packet to REO2PPE ring.
  5886. * If the MSDU is spanning more than 1 buffer, then this
  5887. * override is not done.
  5888. */
  5889. htt_cfg.override = 1;
  5890. htt_cfg.reo_destination_indication = REO2PPE_DST_IND;
  5891. htt_cfg.multi_buffer_msdu_override_en = 0;
  5892. /*
  5893. * Override use_ppe to 0 in RxOLE for the following
  5894. * cases.
  5895. */
  5896. htt_cfg.intra_bss_override = 1;
  5897. htt_cfg.decap_raw_override = 1;
  5898. htt_cfg.decap_nwifi_override = 1;
  5899. htt_cfg.ip_frag_override = 1;
  5900. status = dp_htt_rxdma_rxole_ppe_cfg_set(soc, &htt_cfg);
  5901. if (status != QDF_STATUS_SUCCESS)
  5902. dp_err("RxOLE and RxDMA PPE config failed %d", status);
  5903. return status;
  5904. }
  5905. static inline
  5906. void dp_soc_txrx_peer_setup(enum wlan_op_mode vdev_opmode, struct dp_soc *soc,
  5907. struct dp_peer *peer)
  5908. {
  5909. if (((vdev_opmode == wlan_op_mode_ap) ||
  5910. (vdev_opmode == wlan_op_mode_sta)) &&
  5911. (soc->arch_ops.txrx_peer_setup)) {
  5912. if (soc->arch_ops.txrx_peer_setup(soc, peer)
  5913. != QDF_STATUS_SUCCESS) {
  5914. dp_err("unable to setup target peer features");
  5915. qdf_assert_always(0);
  5916. }
  5917. }
  5918. }
  5919. #else
  5920. static inline
  5921. QDF_STATUS dp_soc_target_ppe_rxole_rxdma_cfg(struct dp_soc *soc)
  5922. {
  5923. return QDF_STATUS_SUCCESS;
  5924. }
  5925. static inline
  5926. void dp_soc_txrx_peer_setup(enum wlan_op_mode vdev_opmode, struct dp_soc *soc,
  5927. struct dp_peer *peer)
  5928. {
  5929. }
  5930. #endif /* WLAN_SUPPORT_PPEDS */
  5931. #ifdef DP_UMAC_HW_RESET_SUPPORT
  5932. static void dp_register_umac_reset_handlers(struct dp_soc *soc)
  5933. {
  5934. dp_umac_reset_register_rx_action_callback(soc,
  5935. dp_umac_reset_handle_pre_reset, UMAC_RESET_ACTION_DO_PRE_RESET);
  5936. dp_umac_reset_register_rx_action_callback(soc,
  5937. dp_umac_reset_handle_post_reset,
  5938. UMAC_RESET_ACTION_DO_POST_RESET_START);
  5939. dp_umac_reset_register_rx_action_callback(soc,
  5940. dp_umac_reset_handle_post_reset_complete,
  5941. UMAC_RESET_ACTION_DO_POST_RESET_COMPLETE);
  5942. }
  5943. #else
  5944. static void dp_register_umac_reset_handlers(struct dp_soc *soc)
  5945. {
  5946. }
  5947. #endif
  5948. /**
  5949. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  5950. * @cdp_soc: Opaque Datapath SOC handle
  5951. *
  5952. * Return: zero on success, non-zero on failure
  5953. */
  5954. static QDF_STATUS
  5955. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  5956. {
  5957. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  5958. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5959. struct hal_reo_params reo_params;
  5960. htt_soc_attach_target(soc->htt_handle);
  5961. status = dp_soc_target_ppe_rxole_rxdma_cfg(soc);
  5962. if (status != QDF_STATUS_SUCCESS) {
  5963. dp_err("Failed to send htt RxOLE and RxDMA messages to target");
  5964. return status;
  5965. }
  5966. status = dp_rxdma_ring_config(soc);
  5967. if (status != QDF_STATUS_SUCCESS) {
  5968. dp_err("Failed to send htt srng setup messages to target");
  5969. return status;
  5970. }
  5971. status = soc->arch_ops.dp_rxdma_ring_sel_cfg(soc);
  5972. if (status != QDF_STATUS_SUCCESS) {
  5973. dp_err("Failed to send htt ring config message to target");
  5974. return status;
  5975. }
  5976. status = dp_soc_umac_reset_init(soc);
  5977. if (status != QDF_STATUS_SUCCESS &&
  5978. status != QDF_STATUS_E_NOSUPPORT) {
  5979. dp_err("Failed to initialize UMAC reset");
  5980. return status;
  5981. }
  5982. dp_register_umac_reset_handlers(soc);
  5983. status = dp_rx_target_fst_config(soc);
  5984. if (status != QDF_STATUS_SUCCESS &&
  5985. status != QDF_STATUS_E_NOSUPPORT) {
  5986. dp_err("Failed to send htt fst setup config message to target");
  5987. return status;
  5988. }
  5989. if (status == QDF_STATUS_SUCCESS) {
  5990. status = dp_rx_fisa_config(soc);
  5991. if (status != QDF_STATUS_SUCCESS) {
  5992. dp_err("Failed to send htt FISA config message to target");
  5993. return status;
  5994. }
  5995. }
  5996. DP_STATS_INIT(soc);
  5997. dp_runtime_init(soc);
  5998. /* Enable HW vdev offload stats if feature is supported */
  5999. dp_vdev_stats_hw_offload_target_config(soc, INVALID_PDEV_ID, true);
  6000. /* initialize work queue for stats processing */
  6001. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  6002. wlan_cfg_soc_update_tgt_params(soc->wlan_cfg_ctx,
  6003. soc->ctrl_psoc);
  6004. /* Setup HW REO */
  6005. qdf_mem_zero(&reo_params, sizeof(reo_params));
  6006. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  6007. /*
  6008. * Reo ring remap is not required if both radios
  6009. * are offloaded to NSS
  6010. */
  6011. if (soc->arch_ops.reo_remap_config(soc, &reo_params.remap0,
  6012. &reo_params.remap1,
  6013. &reo_params.remap2))
  6014. reo_params.rx_hash_enabled = true;
  6015. else
  6016. reo_params.rx_hash_enabled = false;
  6017. }
  6018. /*
  6019. * set the fragment destination ring
  6020. */
  6021. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  6022. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx))
  6023. reo_params.alt_dst_ind_0 = REO_REMAP_RELEASE;
  6024. reo_params.reo_qref = &soc->reo_qref;
  6025. hal_reo_setup(soc->hal_soc, &reo_params, 1);
  6026. hal_reo_set_err_dst_remap(soc->hal_soc);
  6027. soc->features.pn_in_reo_dest = hal_reo_enable_pn_in_dest(soc->hal_soc);
  6028. return QDF_STATUS_SUCCESS;
  6029. }
  6030. /**
  6031. * dp_vdev_id_map_tbl_add() - Add vdev into vdev_id table
  6032. * @soc: SoC handle
  6033. * @vdev: vdev handle
  6034. * @vdev_id: vdev_id
  6035. *
  6036. * Return: None
  6037. */
  6038. static void dp_vdev_id_map_tbl_add(struct dp_soc *soc,
  6039. struct dp_vdev *vdev,
  6040. uint8_t vdev_id)
  6041. {
  6042. QDF_ASSERT(vdev_id <= MAX_VDEV_CNT);
  6043. qdf_spin_lock_bh(&soc->vdev_map_lock);
  6044. if (dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CONFIG) !=
  6045. QDF_STATUS_SUCCESS) {
  6046. dp_vdev_info("%pK: unable to get vdev reference at MAP vdev %pK vdev_id %u",
  6047. soc, vdev, vdev_id);
  6048. qdf_spin_unlock_bh(&soc->vdev_map_lock);
  6049. return;
  6050. }
  6051. if (!soc->vdev_id_map[vdev_id])
  6052. soc->vdev_id_map[vdev_id] = vdev;
  6053. else
  6054. QDF_ASSERT(0);
  6055. qdf_spin_unlock_bh(&soc->vdev_map_lock);
  6056. }
  6057. /**
  6058. * dp_vdev_id_map_tbl_remove() - remove vdev from vdev_id table
  6059. * @soc: SoC handle
  6060. * @vdev: vdev handle
  6061. *
  6062. * Return: None
  6063. */
  6064. static void dp_vdev_id_map_tbl_remove(struct dp_soc *soc,
  6065. struct dp_vdev *vdev)
  6066. {
  6067. qdf_spin_lock_bh(&soc->vdev_map_lock);
  6068. QDF_ASSERT(soc->vdev_id_map[vdev->vdev_id] == vdev);
  6069. soc->vdev_id_map[vdev->vdev_id] = NULL;
  6070. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CONFIG);
  6071. qdf_spin_unlock_bh(&soc->vdev_map_lock);
  6072. }
  6073. /**
  6074. * dp_vdev_pdev_list_add() - add vdev into pdev's list
  6075. * @soc: soc handle
  6076. * @pdev: pdev handle
  6077. * @vdev: vdev handle
  6078. *
  6079. * Return: none
  6080. */
  6081. static void dp_vdev_pdev_list_add(struct dp_soc *soc,
  6082. struct dp_pdev *pdev,
  6083. struct dp_vdev *vdev)
  6084. {
  6085. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  6086. if (dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CONFIG) !=
  6087. QDF_STATUS_SUCCESS) {
  6088. dp_vdev_info("%pK: unable to get vdev reference at MAP vdev %pK",
  6089. soc, vdev);
  6090. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  6091. return;
  6092. }
  6093. /* add this vdev into the pdev's list */
  6094. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  6095. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  6096. }
  6097. /**
  6098. * dp_vdev_pdev_list_remove() - remove vdev from pdev's list
  6099. * @soc: SoC handle
  6100. * @pdev: pdev handle
  6101. * @vdev: VDEV handle
  6102. *
  6103. * Return: none
  6104. */
  6105. static void dp_vdev_pdev_list_remove(struct dp_soc *soc,
  6106. struct dp_pdev *pdev,
  6107. struct dp_vdev *vdev)
  6108. {
  6109. uint8_t found = 0;
  6110. struct dp_vdev *tmpvdev = NULL;
  6111. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  6112. TAILQ_FOREACH(tmpvdev, &pdev->vdev_list, vdev_list_elem) {
  6113. if (tmpvdev == vdev) {
  6114. found = 1;
  6115. break;
  6116. }
  6117. }
  6118. if (found) {
  6119. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  6120. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CONFIG);
  6121. } else {
  6122. dp_vdev_debug("%pK: vdev:%pK not found in pdev:%pK vdevlist:%pK",
  6123. soc, vdev, pdev, &pdev->vdev_list);
  6124. QDF_ASSERT(0);
  6125. }
  6126. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  6127. }
  6128. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  6129. /**
  6130. * dp_vdev_init_rx_eapol() - initializing osif_rx_eapol
  6131. * @vdev: Datapath VDEV handle
  6132. *
  6133. * Return: None
  6134. */
  6135. static inline void dp_vdev_init_rx_eapol(struct dp_vdev *vdev)
  6136. {
  6137. vdev->osif_rx_eapol = NULL;
  6138. }
  6139. /**
  6140. * dp_vdev_register_rx_eapol() - Register VDEV operations for rx_eapol
  6141. * @vdev: DP vdev handle
  6142. * @txrx_ops: Tx and Rx operations
  6143. *
  6144. * Return: None
  6145. */
  6146. static inline void dp_vdev_register_rx_eapol(struct dp_vdev *vdev,
  6147. struct ol_txrx_ops *txrx_ops)
  6148. {
  6149. vdev->osif_rx_eapol = txrx_ops->rx.rx_eapol;
  6150. }
  6151. #else
  6152. static inline void dp_vdev_init_rx_eapol(struct dp_vdev *vdev)
  6153. {
  6154. }
  6155. static inline void dp_vdev_register_rx_eapol(struct dp_vdev *vdev,
  6156. struct ol_txrx_ops *txrx_ops)
  6157. {
  6158. }
  6159. #endif
  6160. #ifdef WLAN_FEATURE_11BE_MLO
  6161. static inline void dp_vdev_save_mld_addr(struct dp_vdev *vdev,
  6162. struct cdp_vdev_info *vdev_info)
  6163. {
  6164. if (vdev_info->mld_mac_addr)
  6165. qdf_mem_copy(&vdev->mld_mac_addr.raw[0],
  6166. vdev_info->mld_mac_addr, QDF_MAC_ADDR_SIZE);
  6167. }
  6168. #else
  6169. static inline void dp_vdev_save_mld_addr(struct dp_vdev *vdev,
  6170. struct cdp_vdev_info *vdev_info)
  6171. {
  6172. }
  6173. #endif
  6174. #ifdef DP_TRAFFIC_END_INDICATION
  6175. /**
  6176. * dp_tx_vdev_traffic_end_indication_attach() - Initialize data end indication
  6177. * related members in VDEV
  6178. * @vdev: DP vdev handle
  6179. *
  6180. * Return: None
  6181. */
  6182. static inline void
  6183. dp_tx_vdev_traffic_end_indication_attach(struct dp_vdev *vdev)
  6184. {
  6185. qdf_nbuf_queue_init(&vdev->end_ind_pkt_q);
  6186. }
  6187. /**
  6188. * dp_tx_vdev_traffic_end_indication_detach() - De-init data end indication
  6189. * related members in VDEV
  6190. * @vdev: DP vdev handle
  6191. *
  6192. * Return: None
  6193. */
  6194. static inline void
  6195. dp_tx_vdev_traffic_end_indication_detach(struct dp_vdev *vdev)
  6196. {
  6197. qdf_nbuf_t nbuf;
  6198. while ((nbuf = qdf_nbuf_queue_remove(&vdev->end_ind_pkt_q)) != NULL)
  6199. qdf_nbuf_free(nbuf);
  6200. }
  6201. #else
  6202. static inline void
  6203. dp_tx_vdev_traffic_end_indication_attach(struct dp_vdev *vdev)
  6204. {}
  6205. static inline void
  6206. dp_tx_vdev_traffic_end_indication_detach(struct dp_vdev *vdev)
  6207. {}
  6208. #endif
  6209. /**
  6210. * dp_vdev_attach_wifi3() - attach txrx vdev
  6211. * @cdp_soc: CDP SoC context
  6212. * @pdev_id: PDEV ID for vdev creation
  6213. * @vdev_info: parameters used for vdev creation
  6214. *
  6215. * Return: status
  6216. */
  6217. static QDF_STATUS dp_vdev_attach_wifi3(struct cdp_soc_t *cdp_soc,
  6218. uint8_t pdev_id,
  6219. struct cdp_vdev_info *vdev_info)
  6220. {
  6221. int i = 0;
  6222. qdf_size_t vdev_context_size;
  6223. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  6224. struct dp_pdev *pdev =
  6225. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  6226. pdev_id);
  6227. struct dp_vdev *vdev;
  6228. uint8_t *vdev_mac_addr = vdev_info->vdev_mac_addr;
  6229. uint8_t vdev_id = vdev_info->vdev_id;
  6230. enum wlan_op_mode op_mode = vdev_info->op_mode;
  6231. enum wlan_op_subtype subtype = vdev_info->subtype;
  6232. uint8_t vdev_stats_id = vdev_info->vdev_stats_id;
  6233. vdev_context_size =
  6234. soc->arch_ops.txrx_get_context_size(DP_CONTEXT_TYPE_VDEV);
  6235. vdev = qdf_mem_malloc(vdev_context_size);
  6236. if (!pdev) {
  6237. dp_init_err("%pK: DP PDEV is Null for pdev id %d",
  6238. cdp_soc, pdev_id);
  6239. qdf_mem_free(vdev);
  6240. goto fail0;
  6241. }
  6242. if (!vdev) {
  6243. dp_init_err("%pK: DP VDEV memory allocation failed",
  6244. cdp_soc);
  6245. goto fail0;
  6246. }
  6247. wlan_minidump_log(vdev, sizeof(*vdev), soc->ctrl_psoc,
  6248. WLAN_MD_DP_VDEV, "dp_vdev");
  6249. vdev->pdev = pdev;
  6250. vdev->vdev_id = vdev_id;
  6251. vdev->vdev_stats_id = vdev_stats_id;
  6252. vdev->opmode = op_mode;
  6253. vdev->subtype = subtype;
  6254. vdev->osdev = soc->osdev;
  6255. vdev->osif_rx = NULL;
  6256. vdev->osif_rsim_rx_decap = NULL;
  6257. vdev->osif_get_key = NULL;
  6258. vdev->osif_tx_free_ext = NULL;
  6259. vdev->osif_vdev = NULL;
  6260. vdev->delete.pending = 0;
  6261. vdev->safemode = 0;
  6262. vdev->drop_unenc = 1;
  6263. vdev->sec_type = cdp_sec_type_none;
  6264. vdev->multipass_en = false;
  6265. vdev->wrap_vdev = false;
  6266. dp_vdev_init_rx_eapol(vdev);
  6267. qdf_atomic_init(&vdev->ref_cnt);
  6268. for (i = 0; i < DP_MOD_ID_MAX; i++)
  6269. qdf_atomic_init(&vdev->mod_refs[i]);
  6270. /* Take one reference for create*/
  6271. qdf_atomic_inc(&vdev->ref_cnt);
  6272. qdf_atomic_inc(&vdev->mod_refs[DP_MOD_ID_CONFIG]);
  6273. vdev->num_peers = 0;
  6274. #ifdef notyet
  6275. vdev->filters_num = 0;
  6276. #endif
  6277. vdev->lmac_id = pdev->lmac_id;
  6278. qdf_mem_copy(&vdev->mac_addr.raw[0], vdev_mac_addr, QDF_MAC_ADDR_SIZE);
  6279. dp_vdev_save_mld_addr(vdev, vdev_info);
  6280. /* TODO: Initialize default HTT meta data that will be used in
  6281. * TCL descriptors for packets transmitted from this VDEV
  6282. */
  6283. qdf_spinlock_create(&vdev->peer_list_lock);
  6284. TAILQ_INIT(&vdev->peer_list);
  6285. dp_peer_multipass_list_init(vdev);
  6286. if ((soc->intr_mode == DP_INTR_POLL) &&
  6287. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  6288. if ((pdev->vdev_count == 0) ||
  6289. (wlan_op_mode_monitor == vdev->opmode))
  6290. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6291. } else if (dp_soc_get_con_mode(soc) == QDF_GLOBAL_MISSION_MODE &&
  6292. soc->intr_mode == DP_INTR_MSI &&
  6293. wlan_op_mode_monitor == vdev->opmode) {
  6294. /* Timer to reap status ring in mission mode */
  6295. dp_monitor_vdev_timer_start(soc);
  6296. }
  6297. dp_vdev_id_map_tbl_add(soc, vdev, vdev_id);
  6298. if (wlan_op_mode_monitor == vdev->opmode) {
  6299. if (dp_monitor_vdev_attach(vdev) == QDF_STATUS_SUCCESS) {
  6300. dp_monitor_pdev_set_mon_vdev(vdev);
  6301. return dp_monitor_vdev_set_monitor_mode_buf_rings(pdev);
  6302. }
  6303. return QDF_STATUS_E_FAILURE;
  6304. }
  6305. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  6306. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  6307. vdev->dscp_tid_map_id = 0;
  6308. vdev->mcast_enhancement_en = 0;
  6309. vdev->igmp_mcast_enhanc_en = 0;
  6310. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  6311. vdev->prev_tx_enq_tstamp = 0;
  6312. vdev->prev_rx_deliver_tstamp = 0;
  6313. vdev->skip_sw_tid_classification = DP_TX_HW_DSCP_TID_MAP_VALID;
  6314. dp_tx_vdev_traffic_end_indication_attach(vdev);
  6315. dp_vdev_pdev_list_add(soc, pdev, vdev);
  6316. pdev->vdev_count++;
  6317. if (wlan_op_mode_sta != vdev->opmode &&
  6318. wlan_op_mode_ndi != vdev->opmode)
  6319. vdev->ap_bridge_enabled = true;
  6320. else
  6321. vdev->ap_bridge_enabled = false;
  6322. dp_init_info("%pK: wlan_cfg_ap_bridge_enabled %d",
  6323. cdp_soc, vdev->ap_bridge_enabled);
  6324. dp_tx_vdev_attach(vdev);
  6325. dp_monitor_vdev_attach(vdev);
  6326. if (!pdev->is_lro_hash_configured) {
  6327. if (QDF_IS_STATUS_SUCCESS(dp_lro_hash_setup(soc, pdev)))
  6328. pdev->is_lro_hash_configured = true;
  6329. else
  6330. dp_err("LRO hash setup failure!");
  6331. }
  6332. dp_cfg_event_record_vdev_evt(soc, DP_CFG_EVENT_VDEV_ATTACH, vdev);
  6333. dp_info("Created vdev %pK ("QDF_MAC_ADDR_FMT") vdev_id %d", vdev,
  6334. QDF_MAC_ADDR_REF(vdev->mac_addr.raw), vdev->vdev_id);
  6335. DP_STATS_INIT(vdev);
  6336. if (QDF_IS_STATUS_ERROR(soc->arch_ops.txrx_vdev_attach(soc, vdev)))
  6337. goto fail0;
  6338. if (wlan_op_mode_sta == vdev->opmode)
  6339. dp_peer_create_wifi3((struct cdp_soc_t *)soc, vdev_id,
  6340. vdev->mac_addr.raw, CDP_LINK_PEER_TYPE);
  6341. dp_pdev_update_fast_rx_flag(soc, pdev);
  6342. return QDF_STATUS_SUCCESS;
  6343. fail0:
  6344. return QDF_STATUS_E_FAILURE;
  6345. }
  6346. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  6347. /**
  6348. * dp_vdev_fetch_tx_handler() - Fetch Tx handlers
  6349. * @vdev: struct dp_vdev *
  6350. * @soc: struct dp_soc *
  6351. * @ctx: struct ol_txrx_hardtart_ctxt *
  6352. */
  6353. static inline void dp_vdev_fetch_tx_handler(struct dp_vdev *vdev,
  6354. struct dp_soc *soc,
  6355. struct ol_txrx_hardtart_ctxt *ctx)
  6356. {
  6357. /* Enable vdev_id check only for ap, if flag is enabled */
  6358. if (vdev->mesh_vdev)
  6359. ctx->tx = dp_tx_send_mesh;
  6360. else if ((wlan_cfg_is_tx_per_pkt_vdev_id_check_enabled(soc->wlan_cfg_ctx)) &&
  6361. (vdev->opmode == wlan_op_mode_ap)) {
  6362. ctx->tx = dp_tx_send_vdev_id_check;
  6363. ctx->tx_fast = dp_tx_send_vdev_id_check;
  6364. } else {
  6365. ctx->tx = dp_tx_send;
  6366. ctx->tx_fast = soc->arch_ops.dp_tx_send_fast;
  6367. }
  6368. /* Avoid check in regular exception Path */
  6369. if ((wlan_cfg_is_tx_per_pkt_vdev_id_check_enabled(soc->wlan_cfg_ctx)) &&
  6370. (vdev->opmode == wlan_op_mode_ap))
  6371. ctx->tx_exception = dp_tx_send_exception_vdev_id_check;
  6372. else
  6373. ctx->tx_exception = dp_tx_send_exception;
  6374. }
  6375. /**
  6376. * dp_vdev_register_tx_handler() - Register Tx handler
  6377. * @vdev: struct dp_vdev *
  6378. * @soc: struct dp_soc *
  6379. * @txrx_ops: struct ol_txrx_ops *
  6380. */
  6381. static inline void dp_vdev_register_tx_handler(struct dp_vdev *vdev,
  6382. struct dp_soc *soc,
  6383. struct ol_txrx_ops *txrx_ops)
  6384. {
  6385. struct ol_txrx_hardtart_ctxt ctx = {0};
  6386. dp_vdev_fetch_tx_handler(vdev, soc, &ctx);
  6387. txrx_ops->tx.tx = ctx.tx;
  6388. txrx_ops->tx.tx_fast = ctx.tx_fast;
  6389. txrx_ops->tx.tx_exception = ctx.tx_exception;
  6390. dp_info("Configure tx_vdev_id_chk_handler Feature Flag: %d and mode:%d for vdev_id:%d",
  6391. wlan_cfg_is_tx_per_pkt_vdev_id_check_enabled(soc->wlan_cfg_ctx),
  6392. vdev->opmode, vdev->vdev_id);
  6393. }
  6394. #else /* QCA_HOST_MODE_WIFI_DISABLED */
  6395. static inline void dp_vdev_register_tx_handler(struct dp_vdev *vdev,
  6396. struct dp_soc *soc,
  6397. struct ol_txrx_ops *txrx_ops)
  6398. {
  6399. }
  6400. static inline void dp_vdev_fetch_tx_handler(struct dp_vdev *vdev,
  6401. struct dp_soc *soc,
  6402. struct ol_txrx_hardtart_ctxt *ctx)
  6403. {
  6404. }
  6405. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  6406. /**
  6407. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  6408. * @soc_hdl: Datapath soc handle
  6409. * @vdev_id: id of Datapath VDEV handle
  6410. * @osif_vdev: OSIF vdev handle
  6411. * @txrx_ops: Tx and Rx operations
  6412. *
  6413. * Return: DP VDEV handle on success, NULL on failure
  6414. */
  6415. static QDF_STATUS dp_vdev_register_wifi3(struct cdp_soc_t *soc_hdl,
  6416. uint8_t vdev_id,
  6417. ol_osif_vdev_handle osif_vdev,
  6418. struct ol_txrx_ops *txrx_ops)
  6419. {
  6420. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  6421. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  6422. DP_MOD_ID_CDP);
  6423. if (!vdev)
  6424. return QDF_STATUS_E_FAILURE;
  6425. vdev->osif_vdev = osif_vdev;
  6426. vdev->osif_rx = txrx_ops->rx.rx;
  6427. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  6428. vdev->osif_rx_flush = txrx_ops->rx.rx_flush;
  6429. vdev->osif_gro_flush = txrx_ops->rx.rx_gro_flush;
  6430. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  6431. vdev->osif_fisa_rx = txrx_ops->rx.osif_fisa_rx;
  6432. vdev->osif_fisa_flush = txrx_ops->rx.osif_fisa_flush;
  6433. vdev->osif_get_key = txrx_ops->get_key;
  6434. dp_monitor_vdev_register_osif(vdev, txrx_ops);
  6435. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  6436. vdev->tx_comp = txrx_ops->tx.tx_comp;
  6437. vdev->stats_cb = txrx_ops->rx.stats_rx;
  6438. vdev->tx_classify_critical_pkt_cb =
  6439. txrx_ops->tx.tx_classify_critical_pkt_cb;
  6440. #ifdef notyet
  6441. #if ATH_SUPPORT_WAPI
  6442. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  6443. #endif
  6444. #endif
  6445. #ifdef UMAC_SUPPORT_PROXY_ARP
  6446. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  6447. #endif
  6448. vdev->me_convert = txrx_ops->me_convert;
  6449. vdev->get_tsf_time = txrx_ops->get_tsf_time;
  6450. dp_vdev_register_rx_eapol(vdev, txrx_ops);
  6451. dp_vdev_register_tx_handler(vdev, soc, txrx_ops);
  6452. dp_init_info("%pK: DP Vdev Register success", soc);
  6453. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6454. return QDF_STATUS_SUCCESS;
  6455. }
  6456. #ifdef WLAN_FEATURE_11BE_MLO
  6457. void dp_peer_delete(struct dp_soc *soc,
  6458. struct dp_peer *peer,
  6459. void *arg)
  6460. {
  6461. if (!peer->valid)
  6462. return;
  6463. dp_peer_delete_wifi3((struct cdp_soc_t *)soc,
  6464. peer->vdev->vdev_id,
  6465. peer->mac_addr.raw, 0,
  6466. peer->peer_type);
  6467. }
  6468. #else
  6469. void dp_peer_delete(struct dp_soc *soc,
  6470. struct dp_peer *peer,
  6471. void *arg)
  6472. {
  6473. if (!peer->valid)
  6474. return;
  6475. dp_peer_delete_wifi3((struct cdp_soc_t *)soc,
  6476. peer->vdev->vdev_id,
  6477. peer->mac_addr.raw, 0,
  6478. CDP_LINK_PEER_TYPE);
  6479. }
  6480. #endif
  6481. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  6482. void dp_mlo_peer_delete(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  6483. {
  6484. if (!peer->valid)
  6485. return;
  6486. if (IS_MLO_DP_LINK_PEER(peer))
  6487. dp_peer_delete_wifi3((struct cdp_soc_t *)soc,
  6488. peer->vdev->vdev_id,
  6489. peer->mac_addr.raw, 0,
  6490. CDP_LINK_PEER_TYPE);
  6491. }
  6492. #else
  6493. void dp_mlo_peer_delete(struct dp_soc *soc, struct dp_peer *peer, void *arg)
  6494. {
  6495. }
  6496. #endif
  6497. /**
  6498. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  6499. * @vdev_handle: Datapath VDEV handle
  6500. * @unmap_only: Flag to indicate "only unmap"
  6501. * @mlo_peers_only: true if only MLO peers should be flushed
  6502. *
  6503. * Return: void
  6504. */
  6505. static void dp_vdev_flush_peers(struct cdp_vdev *vdev_handle,
  6506. bool unmap_only,
  6507. bool mlo_peers_only)
  6508. {
  6509. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6510. struct dp_pdev *pdev = vdev->pdev;
  6511. struct dp_soc *soc = pdev->soc;
  6512. struct dp_peer *peer;
  6513. uint32_t i = 0;
  6514. if (!unmap_only) {
  6515. if (!mlo_peers_only)
  6516. dp_vdev_iterate_peer_lock_safe(vdev,
  6517. dp_peer_delete,
  6518. NULL,
  6519. DP_MOD_ID_CDP);
  6520. else
  6521. dp_vdev_iterate_peer_lock_safe(vdev,
  6522. dp_mlo_peer_delete,
  6523. NULL,
  6524. DP_MOD_ID_CDP);
  6525. }
  6526. for (i = 0; i < soc->max_peer_id ; i++) {
  6527. peer = __dp_peer_get_ref_by_id(soc, i, DP_MOD_ID_CDP);
  6528. if (!peer)
  6529. continue;
  6530. if (peer->vdev != vdev) {
  6531. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  6532. continue;
  6533. }
  6534. if (!mlo_peers_only) {
  6535. dp_info("peer: " QDF_MAC_ADDR_FMT " is getting unmap",
  6536. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  6537. dp_rx_peer_unmap_handler(soc, i,
  6538. vdev->vdev_id,
  6539. peer->mac_addr.raw, 0,
  6540. DP_PEER_WDS_COUNT_INVALID);
  6541. SET_PEER_REF_CNT_ONE(peer);
  6542. } else if (IS_MLO_DP_LINK_PEER(peer) ||
  6543. IS_MLO_DP_MLD_PEER(peer)) {
  6544. dp_info("peer: " QDF_MAC_ADDR_FMT " is getting unmap",
  6545. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  6546. dp_rx_peer_unmap_handler(soc, i,
  6547. vdev->vdev_id,
  6548. peer->mac_addr.raw, 0,
  6549. DP_PEER_WDS_COUNT_INVALID);
  6550. SET_PEER_REF_CNT_ONE(peer);
  6551. }
  6552. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  6553. }
  6554. }
  6555. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  6556. /**
  6557. * dp_txrx_alloc_vdev_stats_id()- Allocate vdev_stats_id
  6558. * @soc_hdl: Datapath soc handle
  6559. * @vdev_stats_id: Address of vdev_stats_id
  6560. *
  6561. * Return: QDF_STATUS
  6562. */
  6563. static QDF_STATUS dp_txrx_alloc_vdev_stats_id(struct cdp_soc_t *soc_hdl,
  6564. uint8_t *vdev_stats_id)
  6565. {
  6566. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  6567. uint8_t id = 0;
  6568. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  6569. *vdev_stats_id = CDP_INVALID_VDEV_STATS_ID;
  6570. return QDF_STATUS_E_FAILURE;
  6571. }
  6572. while (id < CDP_MAX_VDEV_STATS_ID) {
  6573. if (!qdf_atomic_test_and_set_bit(id, &soc->vdev_stats_id_map)) {
  6574. *vdev_stats_id = id;
  6575. return QDF_STATUS_SUCCESS;
  6576. }
  6577. id++;
  6578. }
  6579. *vdev_stats_id = CDP_INVALID_VDEV_STATS_ID;
  6580. return QDF_STATUS_E_FAILURE;
  6581. }
  6582. /**
  6583. * dp_txrx_reset_vdev_stats_id() - Reset vdev_stats_id in dp_soc
  6584. * @soc_hdl: Datapath soc handle
  6585. * @vdev_stats_id: vdev_stats_id to reset in dp_soc
  6586. *
  6587. * Return: none
  6588. */
  6589. static void dp_txrx_reset_vdev_stats_id(struct cdp_soc_t *soc_hdl,
  6590. uint8_t vdev_stats_id)
  6591. {
  6592. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  6593. if ((!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) ||
  6594. (vdev_stats_id >= CDP_MAX_VDEV_STATS_ID))
  6595. return;
  6596. qdf_atomic_clear_bit(vdev_stats_id, &soc->vdev_stats_id_map);
  6597. }
  6598. #else
  6599. static void dp_txrx_reset_vdev_stats_id(struct cdp_soc_t *soc,
  6600. uint8_t vdev_stats_id)
  6601. {}
  6602. #endif
  6603. /**
  6604. * dp_vdev_detach_wifi3() - Detach txrx vdev
  6605. * @cdp_soc: Datapath soc handle
  6606. * @vdev_id: VDEV Id
  6607. * @callback: Callback OL_IF on completion of detach
  6608. * @cb_context: Callback context
  6609. *
  6610. */
  6611. static QDF_STATUS dp_vdev_detach_wifi3(struct cdp_soc_t *cdp_soc,
  6612. uint8_t vdev_id,
  6613. ol_txrx_vdev_delete_cb callback,
  6614. void *cb_context)
  6615. {
  6616. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  6617. struct dp_pdev *pdev;
  6618. struct dp_neighbour_peer *peer = NULL;
  6619. struct dp_peer *vap_self_peer = NULL;
  6620. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  6621. DP_MOD_ID_CDP);
  6622. if (!vdev)
  6623. return QDF_STATUS_E_FAILURE;
  6624. soc->arch_ops.txrx_vdev_detach(soc, vdev);
  6625. pdev = vdev->pdev;
  6626. vap_self_peer = dp_sta_vdev_self_peer_ref_n_get(soc, vdev,
  6627. DP_MOD_ID_CONFIG);
  6628. if (vap_self_peer) {
  6629. qdf_spin_lock_bh(&soc->ast_lock);
  6630. if (vap_self_peer->self_ast_entry) {
  6631. dp_peer_del_ast(soc, vap_self_peer->self_ast_entry);
  6632. vap_self_peer->self_ast_entry = NULL;
  6633. }
  6634. qdf_spin_unlock_bh(&soc->ast_lock);
  6635. dp_peer_delete_wifi3((struct cdp_soc_t *)soc, vdev->vdev_id,
  6636. vap_self_peer->mac_addr.raw, 0,
  6637. CDP_LINK_PEER_TYPE);
  6638. dp_peer_unref_delete(vap_self_peer, DP_MOD_ID_CONFIG);
  6639. }
  6640. /*
  6641. * If Target is hung, flush all peers before detaching vdev
  6642. * this will free all references held due to missing
  6643. * unmap commands from Target
  6644. */
  6645. if (!hif_is_target_ready(HIF_GET_SOFTC(soc->hif_handle)))
  6646. dp_vdev_flush_peers((struct cdp_vdev *)vdev, false, false);
  6647. else if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  6648. dp_vdev_flush_peers((struct cdp_vdev *)vdev, true, false);
  6649. /* indicate that the vdev needs to be deleted */
  6650. vdev->delete.pending = 1;
  6651. dp_rx_vdev_detach(vdev);
  6652. /*
  6653. * move it after dp_rx_vdev_detach(),
  6654. * as the call back done in dp_rx_vdev_detach()
  6655. * still need to get vdev pointer by vdev_id.
  6656. */
  6657. dp_vdev_id_map_tbl_remove(soc, vdev);
  6658. dp_monitor_neighbour_peer_list_remove(pdev, vdev, peer);
  6659. dp_txrx_reset_vdev_stats_id(cdp_soc, vdev->vdev_stats_id);
  6660. dp_tx_vdev_multipass_deinit(vdev);
  6661. dp_tx_vdev_traffic_end_indication_detach(vdev);
  6662. if (vdev->vdev_dp_ext_handle) {
  6663. qdf_mem_free(vdev->vdev_dp_ext_handle);
  6664. vdev->vdev_dp_ext_handle = NULL;
  6665. }
  6666. vdev->delete.callback = callback;
  6667. vdev->delete.context = cb_context;
  6668. if (vdev->opmode != wlan_op_mode_monitor)
  6669. dp_vdev_pdev_list_remove(soc, pdev, vdev);
  6670. pdev->vdev_count--;
  6671. /* release reference taken above for find */
  6672. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6673. qdf_spin_lock_bh(&soc->inactive_vdev_list_lock);
  6674. TAILQ_INSERT_TAIL(&soc->inactive_vdev_list, vdev, inactive_list_elem);
  6675. qdf_spin_unlock_bh(&soc->inactive_vdev_list_lock);
  6676. dp_cfg_event_record_vdev_evt(soc, DP_CFG_EVENT_VDEV_DETACH, vdev);
  6677. dp_info("detach vdev %pK id %d pending refs %d",
  6678. vdev, vdev->vdev_id, qdf_atomic_read(&vdev->ref_cnt));
  6679. /* release reference taken at dp_vdev_create */
  6680. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CONFIG);
  6681. return QDF_STATUS_SUCCESS;
  6682. }
  6683. #ifdef WLAN_FEATURE_11BE_MLO
  6684. /**
  6685. * is_dp_peer_can_reuse() - check if the dp_peer match condition to be reused
  6686. * @vdev: Target DP vdev handle
  6687. * @peer: DP peer handle to be checked
  6688. * @peer_mac_addr: Target peer mac address
  6689. * @peer_type: Target peer type
  6690. *
  6691. * Return: true - if match, false - not match
  6692. */
  6693. static inline
  6694. bool is_dp_peer_can_reuse(struct dp_vdev *vdev,
  6695. struct dp_peer *peer,
  6696. uint8_t *peer_mac_addr,
  6697. enum cdp_peer_type peer_type)
  6698. {
  6699. if (peer->bss_peer && (peer->vdev == vdev) &&
  6700. (peer->peer_type == peer_type) &&
  6701. (qdf_mem_cmp(peer_mac_addr, peer->mac_addr.raw,
  6702. QDF_MAC_ADDR_SIZE) == 0))
  6703. return true;
  6704. return false;
  6705. }
  6706. #else
  6707. static inline
  6708. bool is_dp_peer_can_reuse(struct dp_vdev *vdev,
  6709. struct dp_peer *peer,
  6710. uint8_t *peer_mac_addr,
  6711. enum cdp_peer_type peer_type)
  6712. {
  6713. if (peer->bss_peer && (peer->vdev == vdev) &&
  6714. (qdf_mem_cmp(peer_mac_addr, peer->mac_addr.raw,
  6715. QDF_MAC_ADDR_SIZE) == 0))
  6716. return true;
  6717. return false;
  6718. }
  6719. #endif
  6720. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  6721. uint8_t *peer_mac_addr,
  6722. enum cdp_peer_type peer_type)
  6723. {
  6724. struct dp_peer *peer;
  6725. struct dp_soc *soc = vdev->pdev->soc;
  6726. qdf_spin_lock_bh(&soc->inactive_peer_list_lock);
  6727. TAILQ_FOREACH(peer, &soc->inactive_peer_list,
  6728. inactive_list_elem) {
  6729. /* reuse bss peer only when vdev matches*/
  6730. if (is_dp_peer_can_reuse(vdev, peer,
  6731. peer_mac_addr, peer_type)) {
  6732. /* increment ref count for cdp_peer_create*/
  6733. if (dp_peer_get_ref(soc, peer, DP_MOD_ID_CONFIG) ==
  6734. QDF_STATUS_SUCCESS) {
  6735. TAILQ_REMOVE(&soc->inactive_peer_list, peer,
  6736. inactive_list_elem);
  6737. qdf_spin_unlock_bh
  6738. (&soc->inactive_peer_list_lock);
  6739. return peer;
  6740. }
  6741. }
  6742. }
  6743. qdf_spin_unlock_bh(&soc->inactive_peer_list_lock);
  6744. return NULL;
  6745. }
  6746. #ifdef FEATURE_AST
  6747. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  6748. struct dp_pdev *pdev,
  6749. uint8_t *peer_mac_addr)
  6750. {
  6751. struct dp_ast_entry *ast_entry;
  6752. if (soc->ast_offload_support)
  6753. return;
  6754. qdf_spin_lock_bh(&soc->ast_lock);
  6755. if (soc->ast_override_support)
  6756. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, peer_mac_addr,
  6757. pdev->pdev_id);
  6758. else
  6759. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  6760. if (ast_entry && ast_entry->next_hop && !ast_entry->delete_in_progress)
  6761. dp_peer_del_ast(soc, ast_entry);
  6762. qdf_spin_unlock_bh(&soc->ast_lock);
  6763. }
  6764. #else
  6765. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  6766. struct dp_pdev *pdev,
  6767. uint8_t *peer_mac_addr)
  6768. {
  6769. }
  6770. #endif
  6771. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  6772. /**
  6773. * dp_peer_hw_txrx_stats_init() - Initialize hw_txrx_stats_en in dp_peer
  6774. * @soc: Datapath soc handle
  6775. * @txrx_peer: Datapath peer handle
  6776. *
  6777. * Return: none
  6778. */
  6779. static inline
  6780. void dp_peer_hw_txrx_stats_init(struct dp_soc *soc,
  6781. struct dp_txrx_peer *txrx_peer)
  6782. {
  6783. txrx_peer->hw_txrx_stats_en =
  6784. wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx);
  6785. }
  6786. #else
  6787. static inline
  6788. void dp_peer_hw_txrx_stats_init(struct dp_soc *soc,
  6789. struct dp_txrx_peer *txrx_peer)
  6790. {
  6791. txrx_peer->hw_txrx_stats_en = 0;
  6792. }
  6793. #endif
  6794. static QDF_STATUS dp_txrx_peer_detach(struct dp_soc *soc, struct dp_peer *peer)
  6795. {
  6796. struct dp_txrx_peer *txrx_peer;
  6797. struct dp_pdev *pdev;
  6798. struct cdp_txrx_peer_params_update params = {0};
  6799. /* dp_txrx_peer exists for mld peer and legacy peer */
  6800. if (peer->txrx_peer) {
  6801. txrx_peer = peer->txrx_peer;
  6802. peer->txrx_peer = NULL;
  6803. pdev = txrx_peer->vdev->pdev;
  6804. params.osif_vdev = (void *)peer->vdev->osif_vdev;
  6805. params.peer_mac = peer->mac_addr.raw;
  6806. dp_wdi_event_handler(WDI_EVENT_PEER_DELETE, soc,
  6807. (void *)&params, peer->peer_id,
  6808. WDI_NO_VAL, pdev->pdev_id);
  6809. dp_peer_defrag_rx_tids_deinit(txrx_peer);
  6810. /*
  6811. * Deallocate the extended stats contenxt
  6812. */
  6813. dp_peer_delay_stats_ctx_dealloc(soc, txrx_peer);
  6814. dp_peer_rx_bufq_resources_deinit(txrx_peer);
  6815. dp_peer_jitter_stats_ctx_dealloc(pdev, txrx_peer);
  6816. dp_peer_sawf_stats_ctx_free(soc, txrx_peer);
  6817. qdf_mem_free(txrx_peer);
  6818. }
  6819. return QDF_STATUS_SUCCESS;
  6820. }
  6821. static QDF_STATUS dp_txrx_peer_attach(struct dp_soc *soc, struct dp_peer *peer)
  6822. {
  6823. struct dp_txrx_peer *txrx_peer;
  6824. struct dp_pdev *pdev;
  6825. struct cdp_txrx_peer_params_update params = {0};
  6826. txrx_peer = (struct dp_txrx_peer *)qdf_mem_malloc(sizeof(*txrx_peer));
  6827. if (!txrx_peer)
  6828. return QDF_STATUS_E_NOMEM; /* failure */
  6829. txrx_peer->peer_id = HTT_INVALID_PEER;
  6830. /* initialize the peer_id */
  6831. txrx_peer->vdev = peer->vdev;
  6832. pdev = peer->vdev->pdev;
  6833. DP_STATS_INIT(txrx_peer);
  6834. dp_wds_ext_peer_init(txrx_peer);
  6835. dp_peer_rx_bufq_resources_init(txrx_peer);
  6836. dp_peer_hw_txrx_stats_init(soc, txrx_peer);
  6837. /*
  6838. * Allocate peer extended stats context. Fall through in
  6839. * case of failure as its not an implicit requirement to have
  6840. * this object for regular statistics updates.
  6841. */
  6842. if (dp_peer_delay_stats_ctx_alloc(soc, txrx_peer) !=
  6843. QDF_STATUS_SUCCESS)
  6844. dp_warn("peer delay_stats ctx alloc failed");
  6845. /*
  6846. * Alloctate memory for jitter stats. Fall through in
  6847. * case of failure as its not an implicit requirement to have
  6848. * this object for regular statistics updates.
  6849. */
  6850. if (dp_peer_jitter_stats_ctx_alloc(pdev, txrx_peer) !=
  6851. QDF_STATUS_SUCCESS)
  6852. dp_warn("peer jitter_stats ctx alloc failed");
  6853. dp_set_peer_isolation(txrx_peer, false);
  6854. dp_peer_defrag_rx_tids_init(txrx_peer);
  6855. if (dp_peer_sawf_stats_ctx_alloc(soc, txrx_peer) != QDF_STATUS_SUCCESS)
  6856. dp_warn("peer sawf stats alloc failed");
  6857. dp_txrx_peer_attach_add(soc, peer, txrx_peer);
  6858. params.peer_mac = peer->mac_addr.raw;
  6859. params.osif_vdev = (void *)peer->vdev->osif_vdev;
  6860. params.chip_id = dp_mlo_get_chip_id(soc);
  6861. params.pdev_id = peer->vdev->pdev->pdev_id;
  6862. dp_wdi_event_handler(WDI_EVENT_TXRX_PEER_CREATE, soc,
  6863. (void *)&params, peer->peer_id,
  6864. WDI_NO_VAL, params.pdev_id);
  6865. return QDF_STATUS_SUCCESS;
  6866. }
  6867. static inline
  6868. void dp_txrx_peer_stats_clr(struct dp_txrx_peer *txrx_peer)
  6869. {
  6870. if (!txrx_peer)
  6871. return;
  6872. txrx_peer->tx_failed = 0;
  6873. txrx_peer->comp_pkt.num = 0;
  6874. txrx_peer->comp_pkt.bytes = 0;
  6875. txrx_peer->to_stack.num = 0;
  6876. txrx_peer->to_stack.bytes = 0;
  6877. DP_STATS_CLR(txrx_peer);
  6878. dp_peer_delay_stats_ctx_clr(txrx_peer);
  6879. dp_peer_jitter_stats_ctx_clr(txrx_peer);
  6880. }
  6881. /**
  6882. * dp_peer_create_wifi3() - attach txrx peer
  6883. * @soc_hdl: Datapath soc handle
  6884. * @vdev_id: id of vdev
  6885. * @peer_mac_addr: Peer MAC address
  6886. * @peer_type: link or MLD peer type
  6887. *
  6888. * Return: 0 on success, -1 on failure
  6889. */
  6890. static QDF_STATUS
  6891. dp_peer_create_wifi3(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  6892. uint8_t *peer_mac_addr, enum cdp_peer_type peer_type)
  6893. {
  6894. struct dp_peer *peer;
  6895. int i;
  6896. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  6897. struct dp_pdev *pdev;
  6898. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  6899. struct dp_vdev *vdev = NULL;
  6900. if (!peer_mac_addr)
  6901. return QDF_STATUS_E_FAILURE;
  6902. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  6903. if (!vdev)
  6904. return QDF_STATUS_E_FAILURE;
  6905. pdev = vdev->pdev;
  6906. soc = pdev->soc;
  6907. /*
  6908. * If a peer entry with given MAC address already exists,
  6909. * reuse the peer and reset the state of peer.
  6910. */
  6911. peer = dp_peer_can_reuse(vdev, peer_mac_addr, peer_type);
  6912. if (peer) {
  6913. qdf_atomic_init(&peer->is_default_route_set);
  6914. dp_peer_cleanup(vdev, peer);
  6915. dp_peer_vdev_list_add(soc, vdev, peer);
  6916. dp_peer_find_hash_add(soc, peer);
  6917. if (dp_peer_rx_tids_create(peer) != QDF_STATUS_SUCCESS) {
  6918. dp_alert("RX tid alloc fail for peer %pK (" QDF_MAC_ADDR_FMT ")",
  6919. peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  6920. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6921. return QDF_STATUS_E_FAILURE;
  6922. }
  6923. if (IS_MLO_DP_MLD_PEER(peer))
  6924. dp_mld_peer_init_link_peers_info(peer);
  6925. qdf_spin_lock_bh(&soc->ast_lock);
  6926. dp_peer_delete_ast_entries(soc, peer);
  6927. qdf_spin_unlock_bh(&soc->ast_lock);
  6928. if ((vdev->opmode == wlan_op_mode_sta) &&
  6929. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  6930. QDF_MAC_ADDR_SIZE)) {
  6931. ast_type = CDP_TXRX_AST_TYPE_SELF;
  6932. }
  6933. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  6934. peer->valid = 1;
  6935. peer->is_tdls_peer = false;
  6936. dp_local_peer_id_alloc(pdev, peer);
  6937. qdf_spinlock_create(&peer->peer_info_lock);
  6938. DP_STATS_INIT(peer);
  6939. /*
  6940. * In tx_monitor mode, filter may be set for unassociated peer
  6941. * when unassociated peer get associated peer need to
  6942. * update tx_cap_enabled flag to support peer filter.
  6943. */
  6944. if (!IS_MLO_DP_MLD_PEER(peer)) {
  6945. dp_monitor_peer_tx_capture_filter_check(pdev, peer);
  6946. dp_monitor_peer_reset_stats(soc, peer);
  6947. }
  6948. if (peer->txrx_peer) {
  6949. dp_peer_rx_bufq_resources_init(peer->txrx_peer);
  6950. dp_txrx_peer_stats_clr(peer->txrx_peer);
  6951. dp_set_peer_isolation(peer->txrx_peer, false);
  6952. dp_wds_ext_peer_init(peer->txrx_peer);
  6953. dp_peer_hw_txrx_stats_init(soc, peer->txrx_peer);
  6954. }
  6955. dp_cfg_event_record_peer_evt(soc, DP_CFG_EVENT_PEER_CREATE,
  6956. peer, vdev, 1);
  6957. dp_info("vdev %pK Reused peer %pK ("QDF_MAC_ADDR_FMT
  6958. ") vdev_ref_cnt "
  6959. "%d peer_ref_cnt: %d",
  6960. vdev, peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  6961. qdf_atomic_read(&vdev->ref_cnt),
  6962. qdf_atomic_read(&peer->ref_cnt));
  6963. dp_peer_update_state(soc, peer, DP_PEER_STATE_INIT);
  6964. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6965. return QDF_STATUS_SUCCESS;
  6966. } else {
  6967. /*
  6968. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  6969. * need to remove the AST entry which was earlier added as a WDS
  6970. * entry.
  6971. * If an AST entry exists, but no peer entry exists with a given
  6972. * MAC addresses, we could deduce it as a WDS entry
  6973. */
  6974. dp_peer_ast_handle_roam_del(soc, pdev, peer_mac_addr);
  6975. }
  6976. #ifdef notyet
  6977. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  6978. soc->mempool_ol_ath_peer);
  6979. #else
  6980. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  6981. #endif
  6982. wlan_minidump_log(peer,
  6983. sizeof(*peer),
  6984. soc->ctrl_psoc,
  6985. WLAN_MD_DP_PEER, "dp_peer");
  6986. if (!peer) {
  6987. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  6988. return QDF_STATUS_E_FAILURE; /* failure */
  6989. }
  6990. qdf_mem_zero(peer, sizeof(struct dp_peer));
  6991. /* store provided params */
  6992. peer->vdev = vdev;
  6993. /* initialize the peer_id */
  6994. peer->peer_id = HTT_INVALID_PEER;
  6995. qdf_mem_copy(
  6996. &peer->mac_addr.raw[0], peer_mac_addr, QDF_MAC_ADDR_SIZE);
  6997. DP_PEER_SET_TYPE(peer, peer_type);
  6998. if (IS_MLO_DP_MLD_PEER(peer)) {
  6999. if (dp_txrx_peer_attach(soc, peer) !=
  7000. QDF_STATUS_SUCCESS)
  7001. goto fail; /* failure */
  7002. dp_mld_peer_init_link_peers_info(peer);
  7003. } else if (dp_monitor_peer_attach(soc, peer) !=
  7004. QDF_STATUS_SUCCESS)
  7005. dp_warn("peer monitor ctx alloc failed");
  7006. TAILQ_INIT(&peer->ast_entry_list);
  7007. /* get the vdev reference for new peer */
  7008. dp_vdev_get_ref(soc, vdev, DP_MOD_ID_CHILD);
  7009. if ((vdev->opmode == wlan_op_mode_sta) &&
  7010. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  7011. QDF_MAC_ADDR_SIZE)) {
  7012. ast_type = CDP_TXRX_AST_TYPE_SELF;
  7013. }
  7014. qdf_spinlock_create(&peer->peer_state_lock);
  7015. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  7016. qdf_spinlock_create(&peer->peer_info_lock);
  7017. /* reset the ast index to flowid table */
  7018. dp_peer_reset_flowq_map(peer);
  7019. qdf_atomic_init(&peer->ref_cnt);
  7020. for (i = 0; i < DP_MOD_ID_MAX; i++)
  7021. qdf_atomic_init(&peer->mod_refs[i]);
  7022. /* keep one reference for attach */
  7023. qdf_atomic_inc(&peer->ref_cnt);
  7024. qdf_atomic_inc(&peer->mod_refs[DP_MOD_ID_CONFIG]);
  7025. dp_peer_vdev_list_add(soc, vdev, peer);
  7026. /* TODO: See if hash based search is required */
  7027. dp_peer_find_hash_add(soc, peer);
  7028. /* Initialize the peer state */
  7029. peer->state = OL_TXRX_PEER_STATE_DISC;
  7030. dp_cfg_event_record_peer_evt(soc, DP_CFG_EVENT_PEER_CREATE,
  7031. peer, vdev, 0);
  7032. dp_info("vdev %pK created peer %pK ("QDF_MAC_ADDR_FMT") vdev_ref_cnt "
  7033. "%d peer_ref_cnt: %d",
  7034. vdev, peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  7035. qdf_atomic_read(&vdev->ref_cnt),
  7036. qdf_atomic_read(&peer->ref_cnt));
  7037. /*
  7038. * For every peer MAp message search and set if bss_peer
  7039. */
  7040. if (qdf_mem_cmp(peer->mac_addr.raw, vdev->mac_addr.raw,
  7041. QDF_MAC_ADDR_SIZE) == 0 &&
  7042. (wlan_op_mode_sta != vdev->opmode)) {
  7043. dp_info("vdev bss_peer!!");
  7044. peer->bss_peer = 1;
  7045. if (peer->txrx_peer)
  7046. peer->txrx_peer->bss_peer = 1;
  7047. }
  7048. if (wlan_op_mode_sta == vdev->opmode &&
  7049. qdf_mem_cmp(peer->mac_addr.raw, vdev->mac_addr.raw,
  7050. QDF_MAC_ADDR_SIZE) == 0) {
  7051. peer->sta_self_peer = 1;
  7052. }
  7053. if (dp_peer_rx_tids_create(peer) != QDF_STATUS_SUCCESS) {
  7054. dp_alert("RX tid alloc fail for peer %pK (" QDF_MAC_ADDR_FMT ")",
  7055. peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  7056. goto fail;
  7057. }
  7058. peer->valid = 1;
  7059. dp_local_peer_id_alloc(pdev, peer);
  7060. DP_STATS_INIT(peer);
  7061. if (dp_peer_sawf_ctx_alloc(soc, peer) != QDF_STATUS_SUCCESS)
  7062. dp_warn("peer sawf context alloc failed");
  7063. dp_peer_update_state(soc, peer, DP_PEER_STATE_INIT);
  7064. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7065. return QDF_STATUS_SUCCESS;
  7066. fail:
  7067. qdf_mem_free(peer);
  7068. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7069. return QDF_STATUS_E_FAILURE;
  7070. }
  7071. static QDF_STATUS dp_peer_legacy_setup(struct dp_soc *soc, struct dp_peer *peer)
  7072. {
  7073. /* txrx_peer might exist already in peer reuse case */
  7074. if (peer->txrx_peer)
  7075. return QDF_STATUS_SUCCESS;
  7076. if (dp_txrx_peer_attach(soc, peer) !=
  7077. QDF_STATUS_SUCCESS) {
  7078. dp_err("peer txrx ctx alloc failed");
  7079. return QDF_STATUS_E_FAILURE;
  7080. }
  7081. return QDF_STATUS_SUCCESS;
  7082. }
  7083. #ifdef WLAN_FEATURE_11BE_MLO
  7084. QDF_STATUS dp_peer_mlo_setup(
  7085. struct dp_soc *soc,
  7086. struct dp_peer *peer,
  7087. uint8_t vdev_id,
  7088. struct cdp_peer_setup_info *setup_info)
  7089. {
  7090. struct dp_peer *mld_peer = NULL;
  7091. struct cdp_txrx_peer_params_update params = {0};
  7092. /* Non-MLO connection, do nothing */
  7093. if (!setup_info || !setup_info->mld_peer_mac)
  7094. return QDF_STATUS_SUCCESS;
  7095. dp_cfg_event_record_peer_setup_evt(soc, DP_CFG_EVENT_MLO_SETUP,
  7096. peer, NULL, vdev_id, setup_info);
  7097. dp_info("link peer: " QDF_MAC_ADDR_FMT "mld peer: " QDF_MAC_ADDR_FMT
  7098. "first_link %d, primary_link %d",
  7099. QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  7100. QDF_MAC_ADDR_REF(setup_info->mld_peer_mac),
  7101. setup_info->is_first_link,
  7102. setup_info->is_primary_link);
  7103. /* if this is the first link peer */
  7104. if (setup_info->is_first_link)
  7105. /* create MLD peer */
  7106. dp_peer_create_wifi3((struct cdp_soc_t *)soc,
  7107. vdev_id,
  7108. setup_info->mld_peer_mac,
  7109. CDP_MLD_PEER_TYPE);
  7110. if (peer->vdev->opmode == wlan_op_mode_sta &&
  7111. setup_info->is_primary_link) {
  7112. struct cdp_txrx_peer_params_update params = {0};
  7113. params.chip_id = dp_mlo_get_chip_id(soc);
  7114. params.pdev_id = peer->vdev->pdev->pdev_id;
  7115. params.osif_vdev = peer->vdev->osif_vdev;
  7116. dp_wdi_event_handler(
  7117. WDI_EVENT_STA_PRIMARY_UMAC_UPDATE,
  7118. soc,
  7119. (void *)&params, peer->peer_id,
  7120. WDI_NO_VAL, params.pdev_id);
  7121. }
  7122. peer->first_link = setup_info->is_first_link;
  7123. peer->primary_link = setup_info->is_primary_link;
  7124. mld_peer = dp_mld_peer_find_hash_find(soc,
  7125. setup_info->mld_peer_mac,
  7126. 0, vdev_id, DP_MOD_ID_CDP);
  7127. if (mld_peer) {
  7128. if (setup_info->is_first_link) {
  7129. /* assign rx_tid to mld peer */
  7130. mld_peer->rx_tid = peer->rx_tid;
  7131. /* no cdp_peer_setup for MLD peer,
  7132. * set it for addba processing
  7133. */
  7134. qdf_atomic_set(&mld_peer->is_default_route_set, 1);
  7135. } else {
  7136. /* free link peer original rx_tids mem */
  7137. dp_peer_rx_tids_destroy(peer);
  7138. /* assign mld peer rx_tid to link peer */
  7139. peer->rx_tid = mld_peer->rx_tid;
  7140. }
  7141. if (setup_info->is_primary_link &&
  7142. !setup_info->is_first_link) {
  7143. struct dp_vdev *prev_vdev;
  7144. /*
  7145. * if first link is not the primary link,
  7146. * then need to change mld_peer->vdev as
  7147. * primary link dp_vdev is not same one
  7148. * during mld peer creation.
  7149. */
  7150. prev_vdev = mld_peer->vdev;
  7151. dp_info("Primary link is not the first link. vdev: %pK,"
  7152. "vdev_id %d vdev_ref_cnt %d",
  7153. mld_peer->vdev, vdev_id,
  7154. qdf_atomic_read(&mld_peer->vdev->ref_cnt));
  7155. /* release the ref to original dp_vdev */
  7156. dp_vdev_unref_delete(soc, mld_peer->vdev,
  7157. DP_MOD_ID_CHILD);
  7158. /*
  7159. * get the ref to new dp_vdev,
  7160. * increase dp_vdev ref_cnt
  7161. */
  7162. mld_peer->vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7163. DP_MOD_ID_CHILD);
  7164. mld_peer->txrx_peer->vdev = mld_peer->vdev;
  7165. dp_cfg_event_record_mlo_setup_vdev_update_evt(
  7166. soc, mld_peer, prev_vdev,
  7167. mld_peer->vdev);
  7168. params.osif_vdev = (void *)peer->vdev->osif_vdev;
  7169. params.peer_mac = peer->mac_addr.raw;
  7170. params.chip_id = dp_mlo_get_chip_id(soc);
  7171. params.pdev_id = peer->vdev->pdev->pdev_id;
  7172. dp_wdi_event_handler(
  7173. WDI_EVENT_PEER_PRIMARY_UMAC_UPDATE,
  7174. soc, (void *)&params, peer->peer_id,
  7175. WDI_NO_VAL, params.pdev_id);
  7176. }
  7177. /* associate mld and link peer */
  7178. dp_link_peer_add_mld_peer(peer, mld_peer);
  7179. dp_mld_peer_add_link_peer(mld_peer, peer);
  7180. mld_peer->txrx_peer->mld_peer = 1;
  7181. dp_peer_unref_delete(mld_peer, DP_MOD_ID_CDP);
  7182. } else {
  7183. peer->mld_peer = NULL;
  7184. dp_err("mld peer" QDF_MAC_ADDR_FMT "not found!",
  7185. QDF_MAC_ADDR_REF(setup_info->mld_peer_mac));
  7186. return QDF_STATUS_E_FAILURE;
  7187. }
  7188. return QDF_STATUS_SUCCESS;
  7189. }
  7190. /**
  7191. * dp_mlo_peer_authorize() - authorize MLO peer
  7192. * @soc: soc handle
  7193. * @peer: pointer to link peer
  7194. *
  7195. * Return: void
  7196. */
  7197. static void dp_mlo_peer_authorize(struct dp_soc *soc,
  7198. struct dp_peer *peer)
  7199. {
  7200. int i;
  7201. struct dp_peer *link_peer = NULL;
  7202. struct dp_peer *mld_peer = peer->mld_peer;
  7203. struct dp_mld_link_peers link_peers_info;
  7204. if (!mld_peer)
  7205. return;
  7206. /* get link peers with reference */
  7207. dp_get_link_peers_ref_from_mld_peer(soc, mld_peer,
  7208. &link_peers_info,
  7209. DP_MOD_ID_CDP);
  7210. for (i = 0; i < link_peers_info.num_links; i++) {
  7211. link_peer = link_peers_info.link_peers[i];
  7212. if (!link_peer->authorize) {
  7213. dp_release_link_peers_ref(&link_peers_info,
  7214. DP_MOD_ID_CDP);
  7215. mld_peer->authorize = false;
  7216. return;
  7217. }
  7218. }
  7219. /* if we are here all link peers are authorized,
  7220. * authorize ml_peer also
  7221. */
  7222. mld_peer->authorize = true;
  7223. /* release link peers reference */
  7224. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  7225. }
  7226. #endif
  7227. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  7228. enum cdp_host_reo_dest_ring *reo_dest,
  7229. bool *hash_based)
  7230. {
  7231. struct dp_soc *soc;
  7232. struct dp_pdev *pdev;
  7233. pdev = vdev->pdev;
  7234. soc = pdev->soc;
  7235. /*
  7236. * hash based steering is disabled for Radios which are offloaded
  7237. * to NSS
  7238. */
  7239. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  7240. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  7241. /*
  7242. * Below line of code will ensure the proper reo_dest ring is chosen
  7243. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  7244. */
  7245. *reo_dest = pdev->reo_dest;
  7246. }
  7247. #ifdef IPA_OFFLOAD
  7248. /**
  7249. * dp_is_vdev_subtype_p2p() - Check if the subtype for vdev is P2P
  7250. * @vdev: Virtual device
  7251. *
  7252. * Return: true if the vdev is of subtype P2P
  7253. * false if the vdev is of any other subtype
  7254. */
  7255. static inline bool dp_is_vdev_subtype_p2p(struct dp_vdev *vdev)
  7256. {
  7257. if (vdev->subtype == wlan_op_subtype_p2p_device ||
  7258. vdev->subtype == wlan_op_subtype_p2p_cli ||
  7259. vdev->subtype == wlan_op_subtype_p2p_go)
  7260. return true;
  7261. return false;
  7262. }
  7263. /**
  7264. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  7265. * @vdev: Datapath VDEV handle
  7266. * @setup_info:
  7267. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  7268. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  7269. * @lmac_peer_id_msb:
  7270. *
  7271. * If IPA is enabled in ini, for SAP mode, disable hash based
  7272. * steering, use default reo_dst ring for RX. Use config values for other modes.
  7273. *
  7274. * Return: None
  7275. */
  7276. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  7277. struct cdp_peer_setup_info *setup_info,
  7278. enum cdp_host_reo_dest_ring *reo_dest,
  7279. bool *hash_based,
  7280. uint8_t *lmac_peer_id_msb)
  7281. {
  7282. struct dp_soc *soc;
  7283. struct dp_pdev *pdev;
  7284. pdev = vdev->pdev;
  7285. soc = pdev->soc;
  7286. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  7287. /* For P2P-GO interfaces we do not need to change the REO
  7288. * configuration even if IPA config is enabled
  7289. */
  7290. if (dp_is_vdev_subtype_p2p(vdev))
  7291. return;
  7292. /*
  7293. * If IPA is enabled, disable hash-based flow steering and set
  7294. * reo_dest_ring_4 as the REO ring to receive packets on.
  7295. * IPA is configured to reap reo_dest_ring_4.
  7296. *
  7297. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  7298. * value enum value is from 1 - 4.
  7299. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  7300. */
  7301. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  7302. if (vdev->opmode == wlan_op_mode_ap) {
  7303. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  7304. *hash_based = 0;
  7305. } else if (vdev->opmode == wlan_op_mode_sta &&
  7306. dp_ipa_is_mdm_platform()) {
  7307. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  7308. }
  7309. }
  7310. }
  7311. #else
  7312. /**
  7313. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  7314. * @vdev: Datapath VDEV handle
  7315. * @setup_info:
  7316. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  7317. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  7318. * @lmac_peer_id_msb:
  7319. *
  7320. * Use system config values for hash based steering.
  7321. * Return: None
  7322. */
  7323. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  7324. struct cdp_peer_setup_info *setup_info,
  7325. enum cdp_host_reo_dest_ring *reo_dest,
  7326. bool *hash_based,
  7327. uint8_t *lmac_peer_id_msb)
  7328. {
  7329. struct dp_soc *soc = vdev->pdev->soc;
  7330. soc->arch_ops.peer_get_reo_hash(vdev, setup_info, reo_dest, hash_based,
  7331. lmac_peer_id_msb);
  7332. }
  7333. #endif /* IPA_OFFLOAD */
  7334. /**
  7335. * dp_peer_setup_wifi3() - initialize the peer
  7336. * @soc_hdl: soc handle object
  7337. * @vdev_id: vdev_id of vdev object
  7338. * @peer_mac: Peer's mac address
  7339. * @setup_info: peer setup info for MLO
  7340. *
  7341. * Return: QDF_STATUS
  7342. */
  7343. static QDF_STATUS
  7344. dp_peer_setup_wifi3(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7345. uint8_t *peer_mac,
  7346. struct cdp_peer_setup_info *setup_info)
  7347. {
  7348. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7349. struct dp_pdev *pdev;
  7350. bool hash_based = 0;
  7351. enum cdp_host_reo_dest_ring reo_dest;
  7352. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7353. struct dp_vdev *vdev = NULL;
  7354. struct dp_peer *peer =
  7355. dp_peer_find_hash_find(soc, peer_mac, 0, vdev_id,
  7356. DP_MOD_ID_CDP);
  7357. struct dp_peer *mld_peer = NULL;
  7358. enum wlan_op_mode vdev_opmode;
  7359. uint8_t lmac_peer_id_msb = 0;
  7360. if (!peer)
  7361. return QDF_STATUS_E_FAILURE;
  7362. vdev = peer->vdev;
  7363. if (!vdev) {
  7364. status = QDF_STATUS_E_FAILURE;
  7365. goto fail;
  7366. }
  7367. /* save vdev related member in case vdev freed */
  7368. vdev_opmode = vdev->opmode;
  7369. pdev = vdev->pdev;
  7370. dp_peer_setup_get_reo_hash(vdev, setup_info,
  7371. &reo_dest, &hash_based,
  7372. &lmac_peer_id_msb);
  7373. dp_cfg_event_record_peer_setup_evt(soc, DP_CFG_EVENT_PEER_SETUP,
  7374. peer, vdev, vdev->vdev_id,
  7375. setup_info);
  7376. dp_info("pdev: %d vdev :%d opmode:%u peer %pK (" QDF_MAC_ADDR_FMT ") "
  7377. "hash-based-steering:%d default-reo_dest:%u",
  7378. pdev->pdev_id, vdev->vdev_id,
  7379. vdev->opmode, peer,
  7380. QDF_MAC_ADDR_REF(peer->mac_addr.raw), hash_based, reo_dest);
  7381. /*
  7382. * There are corner cases where the AD1 = AD2 = "VAPs address"
  7383. * i.e both the devices have same MAC address. In these
  7384. * cases we want such pkts to be processed in NULL Q handler
  7385. * which is REO2TCL ring. for this reason we should
  7386. * not setup reo_queues and default route for bss_peer.
  7387. */
  7388. if (!IS_MLO_DP_MLD_PEER(peer))
  7389. dp_monitor_peer_tx_init(pdev, peer);
  7390. if (!setup_info)
  7391. if (dp_peer_legacy_setup(soc, peer) !=
  7392. QDF_STATUS_SUCCESS) {
  7393. status = QDF_STATUS_E_RESOURCES;
  7394. goto fail;
  7395. }
  7396. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap) {
  7397. status = QDF_STATUS_E_FAILURE;
  7398. goto fail;
  7399. }
  7400. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  7401. /* TODO: Check the destination ring number to be passed to FW */
  7402. soc->cdp_soc.ol_ops->peer_set_default_routing(
  7403. soc->ctrl_psoc,
  7404. peer->vdev->pdev->pdev_id,
  7405. peer->mac_addr.raw,
  7406. peer->vdev->vdev_id, hash_based, reo_dest,
  7407. lmac_peer_id_msb);
  7408. }
  7409. qdf_atomic_set(&peer->is_default_route_set, 1);
  7410. status = dp_peer_mlo_setup(soc, peer, vdev->vdev_id, setup_info);
  7411. if (QDF_IS_STATUS_ERROR(status)) {
  7412. dp_peer_err("peer mlo setup failed");
  7413. qdf_assert_always(0);
  7414. }
  7415. if (vdev_opmode != wlan_op_mode_monitor) {
  7416. /* In case of MLD peer, switch peer to mld peer and
  7417. * do peer_rx_init.
  7418. */
  7419. if (hal_reo_shared_qaddr_is_enable(soc->hal_soc) &&
  7420. IS_MLO_DP_LINK_PEER(peer)) {
  7421. if (setup_info && setup_info->is_first_link) {
  7422. mld_peer = DP_GET_MLD_PEER_FROM_PEER(peer);
  7423. if (mld_peer)
  7424. dp_peer_rx_init(pdev, mld_peer);
  7425. else
  7426. dp_peer_err("MLD peer null. Primary link peer:%pK", peer);
  7427. }
  7428. } else {
  7429. dp_peer_rx_init(pdev, peer);
  7430. }
  7431. }
  7432. dp_soc_txrx_peer_setup(vdev_opmode, soc, peer);
  7433. if (!IS_MLO_DP_MLD_PEER(peer))
  7434. dp_peer_ppdu_delayed_ba_init(peer);
  7435. fail:
  7436. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7437. return status;
  7438. }
  7439. /**
  7440. * dp_cp_peer_del_resp_handler() - Handle the peer delete response
  7441. * @soc_hdl: Datapath SOC handle
  7442. * @vdev_id: id of virtual device object
  7443. * @mac_addr: Mac address of the peer
  7444. *
  7445. * Return: QDF_STATUS
  7446. */
  7447. static QDF_STATUS dp_cp_peer_del_resp_handler(struct cdp_soc_t *soc_hdl,
  7448. uint8_t vdev_id,
  7449. uint8_t *mac_addr)
  7450. {
  7451. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7452. struct dp_ast_entry *ast_entry = NULL;
  7453. txrx_ast_free_cb cb = NULL;
  7454. void *cookie;
  7455. if (soc->ast_offload_support)
  7456. return QDF_STATUS_E_INVAL;
  7457. qdf_spin_lock_bh(&soc->ast_lock);
  7458. ast_entry =
  7459. dp_peer_ast_hash_find_by_vdevid(soc, mac_addr,
  7460. vdev_id);
  7461. /* in case of qwrap we have multiple BSS peers
  7462. * with same mac address
  7463. *
  7464. * AST entry for this mac address will be created
  7465. * only for one peer hence it will be NULL here
  7466. */
  7467. if ((!ast_entry || !ast_entry->delete_in_progress) ||
  7468. (ast_entry->peer_id != HTT_INVALID_PEER)) {
  7469. qdf_spin_unlock_bh(&soc->ast_lock);
  7470. return QDF_STATUS_E_FAILURE;
  7471. }
  7472. if (ast_entry->is_mapped)
  7473. soc->ast_table[ast_entry->ast_idx] = NULL;
  7474. DP_STATS_INC(soc, ast.deleted, 1);
  7475. dp_peer_ast_hash_remove(soc, ast_entry);
  7476. cb = ast_entry->callback;
  7477. cookie = ast_entry->cookie;
  7478. ast_entry->callback = NULL;
  7479. ast_entry->cookie = NULL;
  7480. soc->num_ast_entries--;
  7481. qdf_spin_unlock_bh(&soc->ast_lock);
  7482. if (cb) {
  7483. cb(soc->ctrl_psoc,
  7484. dp_soc_to_cdp_soc(soc),
  7485. cookie,
  7486. CDP_TXRX_AST_DELETED);
  7487. }
  7488. qdf_mem_free(ast_entry);
  7489. return QDF_STATUS_SUCCESS;
  7490. }
  7491. /**
  7492. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  7493. * @txrx_soc: cdp soc handle
  7494. * @ac: Access category
  7495. * @value: timeout value in millisec
  7496. *
  7497. * Return: void
  7498. */
  7499. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  7500. uint8_t ac, uint32_t value)
  7501. {
  7502. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  7503. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  7504. }
  7505. /**
  7506. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  7507. * @txrx_soc: cdp soc handle
  7508. * @ac: access category
  7509. * @value: timeout value in millisec
  7510. *
  7511. * Return: void
  7512. */
  7513. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  7514. uint8_t ac, uint32_t *value)
  7515. {
  7516. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  7517. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  7518. }
  7519. /**
  7520. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  7521. * @txrx_soc: cdp soc handle
  7522. * @pdev_id: id of physical device object
  7523. * @val: reo destination ring index (1 - 4)
  7524. *
  7525. * Return: QDF_STATUS
  7526. */
  7527. static QDF_STATUS
  7528. dp_set_pdev_reo_dest(struct cdp_soc_t *txrx_soc, uint8_t pdev_id,
  7529. enum cdp_host_reo_dest_ring val)
  7530. {
  7531. struct dp_pdev *pdev =
  7532. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)txrx_soc,
  7533. pdev_id);
  7534. if (pdev) {
  7535. pdev->reo_dest = val;
  7536. return QDF_STATUS_SUCCESS;
  7537. }
  7538. return QDF_STATUS_E_FAILURE;
  7539. }
  7540. /**
  7541. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  7542. * @txrx_soc: cdp soc handle
  7543. * @pdev_id: id of physical device object
  7544. *
  7545. * Return: reo destination ring index
  7546. */
  7547. static enum cdp_host_reo_dest_ring
  7548. dp_get_pdev_reo_dest(struct cdp_soc_t *txrx_soc, uint8_t pdev_id)
  7549. {
  7550. struct dp_pdev *pdev =
  7551. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)txrx_soc,
  7552. pdev_id);
  7553. if (pdev)
  7554. return pdev->reo_dest;
  7555. else
  7556. return cdp_host_reo_dest_ring_unknown;
  7557. }
  7558. #ifdef WLAN_SUPPORT_MSCS
  7559. /**
  7560. * dp_record_mscs_params() - Record MSCS parameters sent by the STA in
  7561. * the MSCS Request to the AP.
  7562. * @soc_hdl: Datapath soc handle
  7563. * @peer_mac: STA Mac address
  7564. * @vdev_id: ID of the vdev handle
  7565. * @mscs_params: Structure having MSCS parameters obtained
  7566. * from handshake
  7567. * @active: Flag to set MSCS active/inactive
  7568. *
  7569. * The AP makes a note of these parameters while comparing the MSDUs
  7570. * sent by the STA, to send the downlink traffic with correct User
  7571. * priority.
  7572. *
  7573. * Return: QDF_STATUS - Success/Invalid
  7574. */
  7575. static QDF_STATUS
  7576. dp_record_mscs_params(struct cdp_soc_t *soc_hdl, uint8_t *peer_mac,
  7577. uint8_t vdev_id, struct cdp_mscs_params *mscs_params,
  7578. bool active)
  7579. {
  7580. struct dp_peer *peer;
  7581. QDF_STATUS status = QDF_STATUS_E_INVAL;
  7582. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7583. peer = dp_peer_find_hash_find(soc, peer_mac, 0, vdev_id,
  7584. DP_MOD_ID_CDP);
  7585. if (!peer) {
  7586. dp_err("Peer is NULL!");
  7587. goto fail;
  7588. }
  7589. if (!active) {
  7590. dp_info("MSCS Procedure is terminated");
  7591. peer->mscs_active = active;
  7592. goto fail;
  7593. }
  7594. if (mscs_params->classifier_type == IEEE80211_TCLAS_MASK_CLA_TYPE_4) {
  7595. /* Populate entries inside IPV4 database first */
  7596. peer->mscs_ipv4_parameter.user_priority_bitmap =
  7597. mscs_params->user_pri_bitmap;
  7598. peer->mscs_ipv4_parameter.user_priority_limit =
  7599. mscs_params->user_pri_limit;
  7600. peer->mscs_ipv4_parameter.classifier_mask =
  7601. mscs_params->classifier_mask;
  7602. /* Populate entries inside IPV6 database */
  7603. peer->mscs_ipv6_parameter.user_priority_bitmap =
  7604. mscs_params->user_pri_bitmap;
  7605. peer->mscs_ipv6_parameter.user_priority_limit =
  7606. mscs_params->user_pri_limit;
  7607. peer->mscs_ipv6_parameter.classifier_mask =
  7608. mscs_params->classifier_mask;
  7609. peer->mscs_active = 1;
  7610. dp_info("\n\tMSCS Procedure request based parameters for "QDF_MAC_ADDR_FMT"\n"
  7611. "\tClassifier_type = %d\tUser priority bitmap = %x\n"
  7612. "\tUser priority limit = %x\tClassifier mask = %x",
  7613. QDF_MAC_ADDR_REF(peer_mac),
  7614. mscs_params->classifier_type,
  7615. peer->mscs_ipv4_parameter.user_priority_bitmap,
  7616. peer->mscs_ipv4_parameter.user_priority_limit,
  7617. peer->mscs_ipv4_parameter.classifier_mask);
  7618. }
  7619. status = QDF_STATUS_SUCCESS;
  7620. fail:
  7621. if (peer)
  7622. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7623. return status;
  7624. }
  7625. #endif
  7626. /**
  7627. * dp_get_sec_type() - Get the security type
  7628. * @soc: soc handle
  7629. * @vdev_id: id of dp handle
  7630. * @peer_mac: mac of datapath PEER handle
  7631. * @sec_idx: Security id (mcast, ucast)
  7632. *
  7633. * return sec_type: Security type
  7634. */
  7635. static int dp_get_sec_type(struct cdp_soc_t *soc, uint8_t vdev_id,
  7636. uint8_t *peer_mac, uint8_t sec_idx)
  7637. {
  7638. int sec_type = 0;
  7639. struct dp_peer *peer =
  7640. dp_peer_get_tgt_peer_hash_find((struct dp_soc *)soc,
  7641. peer_mac, 0, vdev_id,
  7642. DP_MOD_ID_CDP);
  7643. if (!peer) {
  7644. dp_cdp_err("%pK: Peer is NULL!\n", (struct dp_soc *)soc);
  7645. return sec_type;
  7646. }
  7647. if (!peer->txrx_peer) {
  7648. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7649. dp_peer_debug("%pK: txrx peer is NULL!\n", soc);
  7650. return sec_type;
  7651. }
  7652. sec_type = peer->txrx_peer->security[sec_idx].sec_type;
  7653. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7654. return sec_type;
  7655. }
  7656. /**
  7657. * dp_peer_authorize() - authorize txrx peer
  7658. * @soc_hdl: soc handle
  7659. * @vdev_id: id of dp handle
  7660. * @peer_mac: mac of datapath PEER handle
  7661. * @authorize:
  7662. *
  7663. * Return: QDF_STATUS
  7664. *
  7665. */
  7666. static QDF_STATUS
  7667. dp_peer_authorize(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7668. uint8_t *peer_mac, uint32_t authorize)
  7669. {
  7670. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7671. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7672. struct dp_peer *peer = dp_peer_get_tgt_peer_hash_find(soc, peer_mac,
  7673. 0, vdev_id,
  7674. DP_MOD_ID_CDP);
  7675. if (!peer) {
  7676. dp_cdp_debug("%pK: Peer is NULL!\n", soc);
  7677. status = QDF_STATUS_E_FAILURE;
  7678. } else {
  7679. peer->authorize = authorize ? 1 : 0;
  7680. if (peer->txrx_peer)
  7681. peer->txrx_peer->authorize = peer->authorize;
  7682. if (!peer->authorize)
  7683. dp_peer_flush_frags(soc_hdl, vdev_id, peer_mac);
  7684. dp_mlo_peer_authorize(soc, peer);
  7685. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7686. }
  7687. return status;
  7688. }
  7689. /**
  7690. * dp_peer_get_authorize() - get peer authorize status
  7691. * @soc_hdl: soc handle
  7692. * @vdev_id: id of dp handle
  7693. * @peer_mac: mac of datapath PEER handle
  7694. *
  7695. * Return: true is peer is authorized, false otherwise
  7696. */
  7697. static bool
  7698. dp_peer_get_authorize(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7699. uint8_t *peer_mac)
  7700. {
  7701. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7702. bool authorize = false;
  7703. struct dp_peer *peer = dp_peer_find_hash_find(soc, peer_mac,
  7704. 0, vdev_id,
  7705. DP_MOD_ID_CDP);
  7706. if (!peer) {
  7707. dp_cdp_debug("%pK: Peer is NULL!\n", soc);
  7708. return authorize;
  7709. }
  7710. authorize = peer->authorize;
  7711. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7712. return authorize;
  7713. }
  7714. void dp_vdev_unref_delete(struct dp_soc *soc, struct dp_vdev *vdev,
  7715. enum dp_mod_id mod_id)
  7716. {
  7717. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  7718. void *vdev_delete_context = NULL;
  7719. uint8_t vdev_id = vdev->vdev_id;
  7720. struct dp_pdev *pdev = vdev->pdev;
  7721. struct dp_vdev *tmp_vdev = NULL;
  7722. uint8_t found = 0;
  7723. QDF_ASSERT(qdf_atomic_dec_return(&vdev->mod_refs[mod_id]) >= 0);
  7724. /* Return if this is not the last reference*/
  7725. if (!qdf_atomic_dec_and_test(&vdev->ref_cnt))
  7726. return;
  7727. /*
  7728. * This should be set as last reference need to released
  7729. * after cdp_vdev_detach() is called
  7730. *
  7731. * if this assert is hit there is a ref count issue
  7732. */
  7733. QDF_ASSERT(vdev->delete.pending);
  7734. vdev_delete_cb = vdev->delete.callback;
  7735. vdev_delete_context = vdev->delete.context;
  7736. dp_info("deleting vdev object %pK ("QDF_MAC_ADDR_FMT")- its last peer is done",
  7737. vdev, QDF_MAC_ADDR_REF(vdev->mac_addr.raw));
  7738. if (wlan_op_mode_monitor == vdev->opmode) {
  7739. dp_monitor_vdev_delete(soc, vdev);
  7740. goto free_vdev;
  7741. }
  7742. /* all peers are gone, go ahead and delete it */
  7743. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  7744. FLOW_TYPE_VDEV, vdev_id);
  7745. dp_tx_vdev_detach(vdev);
  7746. dp_monitor_vdev_detach(vdev);
  7747. free_vdev:
  7748. qdf_spinlock_destroy(&vdev->peer_list_lock);
  7749. qdf_spin_lock_bh(&soc->inactive_vdev_list_lock);
  7750. TAILQ_FOREACH(tmp_vdev, &soc->inactive_vdev_list,
  7751. inactive_list_elem) {
  7752. if (tmp_vdev == vdev) {
  7753. found = 1;
  7754. break;
  7755. }
  7756. }
  7757. if (found)
  7758. TAILQ_REMOVE(&soc->inactive_vdev_list, vdev,
  7759. inactive_list_elem);
  7760. /* delete this peer from the list */
  7761. qdf_spin_unlock_bh(&soc->inactive_vdev_list_lock);
  7762. dp_cfg_event_record_vdev_evt(soc, DP_CFG_EVENT_VDEV_UNREF_DEL,
  7763. vdev);
  7764. dp_info("deleting vdev object %pK ("QDF_MAC_ADDR_FMT")",
  7765. vdev, QDF_MAC_ADDR_REF(vdev->mac_addr.raw));
  7766. wlan_minidump_remove(vdev, sizeof(*vdev), soc->ctrl_psoc,
  7767. WLAN_MD_DP_VDEV, "dp_vdev");
  7768. qdf_mem_free(vdev);
  7769. vdev = NULL;
  7770. if (vdev_delete_cb)
  7771. vdev_delete_cb(vdev_delete_context);
  7772. }
  7773. qdf_export_symbol(dp_vdev_unref_delete);
  7774. void dp_peer_unref_delete(struct dp_peer *peer, enum dp_mod_id mod_id)
  7775. {
  7776. struct dp_vdev *vdev = peer->vdev;
  7777. struct dp_pdev *pdev = vdev->pdev;
  7778. struct dp_soc *soc = pdev->soc;
  7779. uint16_t peer_id;
  7780. struct dp_peer *tmp_peer;
  7781. bool found = false;
  7782. if (mod_id > DP_MOD_ID_RX)
  7783. QDF_ASSERT(qdf_atomic_dec_return(&peer->mod_refs[mod_id]) >= 0);
  7784. /*
  7785. * Hold the lock all the way from checking if the peer ref count
  7786. * is zero until the peer references are removed from the hash
  7787. * table and vdev list (if the peer ref count is zero).
  7788. * This protects against a new HL tx operation starting to use the
  7789. * peer object just after this function concludes it's done being used.
  7790. * Furthermore, the lock needs to be held while checking whether the
  7791. * vdev's list of peers is empty, to make sure that list is not modified
  7792. * concurrently with the empty check.
  7793. */
  7794. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  7795. peer_id = peer->peer_id;
  7796. /*
  7797. * Make sure that the reference to the peer in
  7798. * peer object map is removed
  7799. */
  7800. QDF_ASSERT(peer_id == HTT_INVALID_PEER);
  7801. dp_peer_info("Deleting peer %pK ("QDF_MAC_ADDR_FMT")", peer,
  7802. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  7803. dp_peer_sawf_ctx_free(soc, peer);
  7804. wlan_minidump_remove(peer, sizeof(*peer), soc->ctrl_psoc,
  7805. WLAN_MD_DP_PEER, "dp_peer");
  7806. qdf_spin_lock_bh(&soc->inactive_peer_list_lock);
  7807. TAILQ_FOREACH(tmp_peer, &soc->inactive_peer_list,
  7808. inactive_list_elem) {
  7809. if (tmp_peer == peer) {
  7810. found = 1;
  7811. break;
  7812. }
  7813. }
  7814. if (found)
  7815. TAILQ_REMOVE(&soc->inactive_peer_list, peer,
  7816. inactive_list_elem);
  7817. /* delete this peer from the list */
  7818. qdf_spin_unlock_bh(&soc->inactive_peer_list_lock);
  7819. DP_AST_ASSERT(TAILQ_EMPTY(&peer->ast_entry_list));
  7820. dp_peer_update_state(soc, peer, DP_PEER_STATE_FREED);
  7821. /* cleanup the peer data */
  7822. dp_peer_cleanup(vdev, peer);
  7823. if (!IS_MLO_DP_MLD_PEER(peer))
  7824. dp_monitor_peer_detach(soc, peer);
  7825. qdf_spinlock_destroy(&peer->peer_state_lock);
  7826. dp_txrx_peer_detach(soc, peer);
  7827. dp_cfg_event_record_peer_evt(soc, DP_CFG_EVENT_PEER_UNREF_DEL,
  7828. peer, vdev, 0);
  7829. qdf_mem_free(peer);
  7830. /*
  7831. * Decrement ref count taken at peer create
  7832. */
  7833. dp_peer_info("Deleted peer. Unref vdev %pK, vdev_ref_cnt %d",
  7834. vdev, qdf_atomic_read(&vdev->ref_cnt));
  7835. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CHILD);
  7836. }
  7837. }
  7838. qdf_export_symbol(dp_peer_unref_delete);
  7839. void dp_txrx_peer_unref_delete(dp_txrx_ref_handle handle,
  7840. enum dp_mod_id mod_id)
  7841. {
  7842. dp_peer_unref_delete((struct dp_peer *)handle, mod_id);
  7843. }
  7844. qdf_export_symbol(dp_txrx_peer_unref_delete);
  7845. /**
  7846. * dp_peer_delete_wifi3() - Delete txrx peer
  7847. * @soc_hdl: soc handle
  7848. * @vdev_id: id of dp handle
  7849. * @peer_mac: mac of datapath PEER handle
  7850. * @bitmap: bitmap indicating special handling of request.
  7851. * @peer_type: peer type (link or MLD)
  7852. *
  7853. */
  7854. static QDF_STATUS dp_peer_delete_wifi3(struct cdp_soc_t *soc_hdl,
  7855. uint8_t vdev_id,
  7856. uint8_t *peer_mac, uint32_t bitmap,
  7857. enum cdp_peer_type peer_type)
  7858. {
  7859. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7860. struct dp_peer *peer;
  7861. struct cdp_peer_info peer_info = { 0 };
  7862. struct dp_vdev *vdev = NULL;
  7863. DP_PEER_INFO_PARAMS_INIT(&peer_info, vdev_id, peer_mac,
  7864. false, peer_type);
  7865. peer = dp_peer_hash_find_wrapper(soc, &peer_info, DP_MOD_ID_CDP);
  7866. /* Peer can be null for monitor vap mac address */
  7867. if (!peer) {
  7868. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  7869. "%s: Invalid peer\n", __func__);
  7870. return QDF_STATUS_E_FAILURE;
  7871. }
  7872. if (!peer->valid) {
  7873. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7874. dp_err("Invalid peer: "QDF_MAC_ADDR_FMT,
  7875. QDF_MAC_ADDR_REF(peer_mac));
  7876. return QDF_STATUS_E_ALREADY;
  7877. }
  7878. vdev = peer->vdev;
  7879. if (!vdev) {
  7880. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7881. return QDF_STATUS_E_FAILURE;
  7882. }
  7883. peer->valid = 0;
  7884. dp_cfg_event_record_peer_evt(soc, DP_CFG_EVENT_PEER_DELETE, peer,
  7885. vdev, 0);
  7886. dp_init_info("%pK: peer %pK (" QDF_MAC_ADDR_FMT ") pending-refs %d",
  7887. soc, peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  7888. qdf_atomic_read(&peer->ref_cnt));
  7889. dp_peer_rx_reo_shared_qaddr_delete(soc, peer);
  7890. dp_local_peer_id_free(peer->vdev->pdev, peer);
  7891. /* Drop all rx packets before deleting peer */
  7892. dp_clear_peer_internal(soc, peer);
  7893. qdf_spinlock_destroy(&peer->peer_info_lock);
  7894. dp_peer_multipass_list_remove(peer);
  7895. /* remove the reference to the peer from the hash table */
  7896. dp_peer_find_hash_remove(soc, peer);
  7897. dp_peer_vdev_list_remove(soc, vdev, peer);
  7898. dp_peer_mlo_delete(peer);
  7899. qdf_spin_lock_bh(&soc->inactive_peer_list_lock);
  7900. TAILQ_INSERT_TAIL(&soc->inactive_peer_list, peer,
  7901. inactive_list_elem);
  7902. qdf_spin_unlock_bh(&soc->inactive_peer_list_lock);
  7903. /*
  7904. * Remove the reference added during peer_attach.
  7905. * The peer will still be left allocated until the
  7906. * PEER_UNMAP message arrives to remove the other
  7907. * reference, added by the PEER_MAP message.
  7908. */
  7909. dp_peer_unref_delete(peer, DP_MOD_ID_CONFIG);
  7910. /*
  7911. * Remove the reference taken above
  7912. */
  7913. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  7914. return QDF_STATUS_SUCCESS;
  7915. }
  7916. #ifdef DP_RX_UDP_OVER_PEER_ROAM
  7917. static QDF_STATUS dp_update_roaming_peer_wifi3(struct cdp_soc_t *soc_hdl,
  7918. uint8_t vdev_id,
  7919. uint8_t *peer_mac,
  7920. uint32_t auth_status)
  7921. {
  7922. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7923. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7924. DP_MOD_ID_CDP);
  7925. if (!vdev)
  7926. return QDF_STATUS_E_FAILURE;
  7927. vdev->roaming_peer_status = auth_status;
  7928. qdf_mem_copy(vdev->roaming_peer_mac.raw, peer_mac,
  7929. QDF_MAC_ADDR_SIZE);
  7930. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7931. return QDF_STATUS_SUCCESS;
  7932. }
  7933. #endif
  7934. /**
  7935. * dp_get_vdev_mac_addr_wifi3() - Detach txrx peer
  7936. * @soc_hdl: Datapath soc handle
  7937. * @vdev_id: virtual interface id
  7938. *
  7939. * Return: MAC address on success, NULL on failure.
  7940. *
  7941. */
  7942. static uint8_t *dp_get_vdev_mac_addr_wifi3(struct cdp_soc_t *soc_hdl,
  7943. uint8_t vdev_id)
  7944. {
  7945. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7946. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7947. DP_MOD_ID_CDP);
  7948. uint8_t *mac = NULL;
  7949. if (!vdev)
  7950. return NULL;
  7951. mac = vdev->mac_addr.raw;
  7952. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7953. return mac;
  7954. }
  7955. /**
  7956. * dp_vdev_set_wds() - Enable per packet stats
  7957. * @soc_hdl: DP soc handle
  7958. * @vdev_id: id of DP VDEV handle
  7959. * @val: value
  7960. *
  7961. * Return: none
  7962. */
  7963. static int dp_vdev_set_wds(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  7964. uint32_t val)
  7965. {
  7966. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7967. struct dp_vdev *vdev =
  7968. dp_vdev_get_ref_by_id((struct dp_soc *)soc, vdev_id,
  7969. DP_MOD_ID_CDP);
  7970. if (!vdev)
  7971. return QDF_STATUS_E_FAILURE;
  7972. vdev->wds_enabled = val;
  7973. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7974. return QDF_STATUS_SUCCESS;
  7975. }
  7976. static int dp_get_opmode(struct cdp_soc_t *soc_hdl, uint8_t vdev_id)
  7977. {
  7978. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  7979. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  7980. DP_MOD_ID_CDP);
  7981. int opmode;
  7982. if (!vdev) {
  7983. dp_err_rl("vdev for id %d is NULL", vdev_id);
  7984. return -EINVAL;
  7985. }
  7986. opmode = vdev->opmode;
  7987. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  7988. return opmode;
  7989. }
  7990. /**
  7991. * dp_get_os_rx_handles_from_vdev_wifi3() - Get os rx handles for a vdev
  7992. * @soc_hdl: ol_txrx_soc_handle handle
  7993. * @vdev_id: vdev id for which os rx handles are needed
  7994. * @stack_fn_p: pointer to stack function pointer
  7995. * @osif_vdev_p: pointer to ol_osif_vdev_handle
  7996. *
  7997. * Return: void
  7998. */
  7999. static
  8000. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_soc_t *soc_hdl,
  8001. uint8_t vdev_id,
  8002. ol_txrx_rx_fp *stack_fn_p,
  8003. ol_osif_vdev_handle *osif_vdev_p)
  8004. {
  8005. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8006. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  8007. DP_MOD_ID_CDP);
  8008. if (qdf_unlikely(!vdev)) {
  8009. *stack_fn_p = NULL;
  8010. *osif_vdev_p = NULL;
  8011. return;
  8012. }
  8013. *stack_fn_p = vdev->osif_rx_stack;
  8014. *osif_vdev_p = vdev->osif_vdev;
  8015. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8016. }
  8017. /**
  8018. * dp_get_ctrl_pdev_from_vdev_wifi3() - Get control pdev of vdev
  8019. * @soc_hdl: datapath soc handle
  8020. * @vdev_id: virtual device/interface id
  8021. *
  8022. * Return: Handle to control pdev
  8023. */
  8024. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(
  8025. struct cdp_soc_t *soc_hdl,
  8026. uint8_t vdev_id)
  8027. {
  8028. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8029. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  8030. DP_MOD_ID_CDP);
  8031. struct dp_pdev *pdev;
  8032. if (!vdev)
  8033. return NULL;
  8034. pdev = vdev->pdev;
  8035. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8036. return pdev ? (struct cdp_cfg *)pdev->wlan_cfg_ctx : NULL;
  8037. }
  8038. /**
  8039. * dp_get_tx_pending() - read pending tx
  8040. * @pdev_handle: Datapath PDEV handle
  8041. *
  8042. * Return: outstanding tx
  8043. */
  8044. static int32_t dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  8045. {
  8046. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8047. return qdf_atomic_read(&pdev->num_tx_outstanding);
  8048. }
  8049. /**
  8050. * dp_get_peer_mac_from_peer_id() - get peer mac
  8051. * @soc: CDP SoC handle
  8052. * @peer_id: Peer ID
  8053. * @peer_mac: MAC addr of PEER
  8054. *
  8055. * Return: QDF_STATUS
  8056. */
  8057. static QDF_STATUS dp_get_peer_mac_from_peer_id(struct cdp_soc_t *soc,
  8058. uint32_t peer_id,
  8059. uint8_t *peer_mac)
  8060. {
  8061. struct dp_peer *peer;
  8062. if (soc && peer_mac) {
  8063. peer = dp_peer_get_ref_by_id((struct dp_soc *)soc,
  8064. (uint16_t)peer_id,
  8065. DP_MOD_ID_CDP);
  8066. if (peer) {
  8067. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  8068. QDF_MAC_ADDR_SIZE);
  8069. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  8070. return QDF_STATUS_SUCCESS;
  8071. }
  8072. }
  8073. return QDF_STATUS_E_FAILURE;
  8074. }
  8075. #ifdef MESH_MODE_SUPPORT
  8076. static
  8077. void dp_vdev_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  8078. {
  8079. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  8080. dp_cdp_info("%pK: val %d", vdev->pdev->soc, val);
  8081. vdev->mesh_vdev = val;
  8082. if (val)
  8083. vdev->skip_sw_tid_classification |=
  8084. DP_TX_MESH_ENABLED;
  8085. else
  8086. vdev->skip_sw_tid_classification &=
  8087. ~DP_TX_MESH_ENABLED;
  8088. }
  8089. /**
  8090. * dp_vdev_set_mesh_rx_filter() - to set the mesh rx filter
  8091. * @vdev_hdl: virtual device object
  8092. * @val: value to be set
  8093. *
  8094. * Return: void
  8095. */
  8096. static
  8097. void dp_vdev_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  8098. {
  8099. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  8100. dp_cdp_info("%pK: val %d", vdev->pdev->soc, val);
  8101. vdev->mesh_rx_filter = val;
  8102. }
  8103. #endif
  8104. /**
  8105. * dp_vdev_set_hlos_tid_override() - to set hlos tid override
  8106. * @vdev: virtual device object
  8107. * @val: value to be set
  8108. *
  8109. * Return: void
  8110. */
  8111. static
  8112. void dp_vdev_set_hlos_tid_override(struct dp_vdev *vdev, uint32_t val)
  8113. {
  8114. dp_cdp_info("%pK: val %d", vdev->pdev->soc, val);
  8115. if (val)
  8116. vdev->skip_sw_tid_classification |=
  8117. DP_TXRX_HLOS_TID_OVERRIDE_ENABLED;
  8118. else
  8119. vdev->skip_sw_tid_classification &=
  8120. ~DP_TXRX_HLOS_TID_OVERRIDE_ENABLED;
  8121. }
  8122. /**
  8123. * dp_vdev_get_hlos_tid_override() - to get hlos tid override flag
  8124. * @vdev_hdl: virtual device object
  8125. *
  8126. * Return: 1 if this flag is set
  8127. */
  8128. static
  8129. uint8_t dp_vdev_get_hlos_tid_override(struct cdp_vdev *vdev_hdl)
  8130. {
  8131. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  8132. return !!(vdev->skip_sw_tid_classification &
  8133. DP_TXRX_HLOS_TID_OVERRIDE_ENABLED);
  8134. }
  8135. #ifdef VDEV_PEER_PROTOCOL_COUNT
  8136. static void dp_enable_vdev_peer_protocol_count(struct cdp_soc_t *soc_hdl,
  8137. int8_t vdev_id,
  8138. bool enable)
  8139. {
  8140. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8141. struct dp_vdev *vdev;
  8142. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8143. if (!vdev)
  8144. return;
  8145. dp_info("enable %d vdev_id %d", enable, vdev_id);
  8146. vdev->peer_protocol_count_track = enable;
  8147. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8148. }
  8149. static void dp_enable_vdev_peer_protocol_drop_mask(struct cdp_soc_t *soc_hdl,
  8150. int8_t vdev_id,
  8151. int drop_mask)
  8152. {
  8153. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8154. struct dp_vdev *vdev;
  8155. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8156. if (!vdev)
  8157. return;
  8158. dp_info("drop_mask %d vdev_id %d", drop_mask, vdev_id);
  8159. vdev->peer_protocol_count_dropmask = drop_mask;
  8160. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8161. }
  8162. static int dp_is_vdev_peer_protocol_count_enabled(struct cdp_soc_t *soc_hdl,
  8163. int8_t vdev_id)
  8164. {
  8165. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8166. struct dp_vdev *vdev;
  8167. int peer_protocol_count_track;
  8168. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8169. if (!vdev)
  8170. return 0;
  8171. dp_info("enable %d vdev_id %d", vdev->peer_protocol_count_track,
  8172. vdev_id);
  8173. peer_protocol_count_track =
  8174. vdev->peer_protocol_count_track;
  8175. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8176. return peer_protocol_count_track;
  8177. }
  8178. static int dp_get_vdev_peer_protocol_drop_mask(struct cdp_soc_t *soc_hdl,
  8179. int8_t vdev_id)
  8180. {
  8181. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8182. struct dp_vdev *vdev;
  8183. int peer_protocol_count_dropmask;
  8184. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  8185. if (!vdev)
  8186. return 0;
  8187. dp_info("drop_mask %d vdev_id %d", vdev->peer_protocol_count_dropmask,
  8188. vdev_id);
  8189. peer_protocol_count_dropmask =
  8190. vdev->peer_protocol_count_dropmask;
  8191. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8192. return peer_protocol_count_dropmask;
  8193. }
  8194. #endif
  8195. bool dp_check_pdev_exists(struct dp_soc *soc, struct dp_pdev *data)
  8196. {
  8197. uint8_t pdev_count;
  8198. for (pdev_count = 0; pdev_count < MAX_PDEV_CNT; pdev_count++) {
  8199. if (soc->pdev_list[pdev_count] &&
  8200. soc->pdev_list[pdev_count] == data)
  8201. return true;
  8202. }
  8203. return false;
  8204. }
  8205. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  8206. union hal_reo_status *reo_status)
  8207. {
  8208. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  8209. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  8210. if (!dp_check_pdev_exists(soc, pdev)) {
  8211. dp_err_rl("pdev doesn't exist");
  8212. return;
  8213. }
  8214. if (!qdf_atomic_read(&soc->cmn_init_done))
  8215. return;
  8216. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  8217. DP_PRINT_STATS("REO stats failure %d",
  8218. queue_status->header.status);
  8219. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  8220. return;
  8221. }
  8222. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  8223. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  8224. }
  8225. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  8226. struct cdp_vdev_stats *vdev_stats)
  8227. {
  8228. if (!vdev || !vdev->pdev)
  8229. return;
  8230. dp_update_vdev_ingress_stats(vdev);
  8231. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  8232. dp_vdev_iterate_peer(vdev, dp_update_vdev_stats, vdev_stats,
  8233. DP_MOD_ID_GENERIC_STATS);
  8234. dp_update_vdev_rate_stats(vdev_stats, &vdev->stats);
  8235. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8236. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  8237. vdev_stats, vdev->vdev_id,
  8238. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  8239. #endif
  8240. }
  8241. void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  8242. {
  8243. struct dp_vdev *vdev = NULL;
  8244. struct dp_soc *soc;
  8245. struct cdp_vdev_stats *vdev_stats =
  8246. qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  8247. if (!vdev_stats) {
  8248. dp_cdp_err("%pK: DP alloc failure - unable to get alloc vdev stats",
  8249. pdev->soc);
  8250. return;
  8251. }
  8252. soc = pdev->soc;
  8253. qdf_mem_zero(&pdev->stats.tx, sizeof(pdev->stats.tx));
  8254. qdf_mem_zero(&pdev->stats.rx, sizeof(pdev->stats.rx));
  8255. qdf_mem_zero(&pdev->stats.tx_i, sizeof(pdev->stats.tx_i));
  8256. qdf_mem_zero(&pdev->stats.rx_i, sizeof(pdev->stats.rx_i));
  8257. if (dp_monitor_is_enable_mcopy_mode(pdev))
  8258. dp_monitor_invalid_peer_update_pdev_stats(soc, pdev);
  8259. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  8260. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  8261. dp_aggregate_vdev_stats(vdev, vdev_stats);
  8262. dp_update_pdev_stats(pdev, vdev_stats);
  8263. dp_update_pdev_ingress_stats(pdev, vdev);
  8264. }
  8265. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  8266. qdf_mem_free(vdev_stats);
  8267. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8268. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  8269. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  8270. #endif
  8271. }
  8272. /**
  8273. * dp_vdev_getstats() - get vdev packet level stats
  8274. * @vdev_handle: Datapath VDEV handle
  8275. * @stats: cdp network device stats structure
  8276. *
  8277. * Return: QDF_STATUS
  8278. */
  8279. static QDF_STATUS dp_vdev_getstats(struct cdp_vdev *vdev_handle,
  8280. struct cdp_dev_stats *stats)
  8281. {
  8282. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  8283. struct dp_pdev *pdev;
  8284. struct dp_soc *soc;
  8285. struct cdp_vdev_stats *vdev_stats;
  8286. if (!vdev)
  8287. return QDF_STATUS_E_FAILURE;
  8288. pdev = vdev->pdev;
  8289. if (!pdev)
  8290. return QDF_STATUS_E_FAILURE;
  8291. soc = pdev->soc;
  8292. vdev_stats = qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  8293. if (!vdev_stats) {
  8294. dp_cdp_err("%pK: DP alloc failure - unable to get alloc vdev stats",
  8295. soc);
  8296. return QDF_STATUS_E_FAILURE;
  8297. }
  8298. dp_aggregate_vdev_stats(vdev, vdev_stats);
  8299. stats->tx_packets = vdev_stats->tx.comp_pkt.num;
  8300. stats->tx_bytes = vdev_stats->tx.comp_pkt.bytes;
  8301. stats->tx_errors = vdev_stats->tx.tx_failed;
  8302. stats->tx_dropped = vdev_stats->tx_i.dropped.dropped_pkt.num +
  8303. vdev_stats->tx_i.sg.dropped_host.num +
  8304. vdev_stats->tx_i.mcast_en.dropped_map_error +
  8305. vdev_stats->tx_i.mcast_en.dropped_self_mac +
  8306. vdev_stats->tx_i.mcast_en.dropped_send_fail +
  8307. vdev_stats->tx.nawds_mcast_drop;
  8308. if (!wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx)) {
  8309. stats->rx_packets = vdev_stats->rx.to_stack.num;
  8310. stats->rx_bytes = vdev_stats->rx.to_stack.bytes;
  8311. } else {
  8312. stats->rx_packets = vdev_stats->rx_i.reo_rcvd_pkt.num +
  8313. vdev_stats->rx_i.null_q_desc_pkt.num +
  8314. vdev_stats->rx_i.routed_eapol_pkt.num;
  8315. stats->rx_bytes = vdev_stats->rx_i.reo_rcvd_pkt.bytes +
  8316. vdev_stats->rx_i.null_q_desc_pkt.bytes +
  8317. vdev_stats->rx_i.routed_eapol_pkt.bytes;
  8318. }
  8319. stats->rx_errors = vdev_stats->rx.err.mic_err +
  8320. vdev_stats->rx.err.decrypt_err +
  8321. vdev_stats->rx.err.fcserr +
  8322. vdev_stats->rx.err.pn_err +
  8323. vdev_stats->rx.err.oor_err +
  8324. vdev_stats->rx.err.jump_2k_err +
  8325. vdev_stats->rx.err.rxdma_wifi_parse_err;
  8326. stats->rx_dropped = vdev_stats->rx.mec_drop.num +
  8327. vdev_stats->rx.multipass_rx_pkt_drop +
  8328. vdev_stats->rx.peer_unauth_rx_pkt_drop +
  8329. vdev_stats->rx.policy_check_drop +
  8330. vdev_stats->rx.nawds_mcast_drop +
  8331. vdev_stats->rx.mcast_3addr_drop;
  8332. qdf_mem_free(vdev_stats);
  8333. return QDF_STATUS_SUCCESS;
  8334. }
  8335. /**
  8336. * dp_pdev_getstats() - get pdev packet level stats
  8337. * @pdev_handle: Datapath PDEV handle
  8338. * @stats: cdp network device stats structure
  8339. *
  8340. * Return: QDF_STATUS
  8341. */
  8342. static void dp_pdev_getstats(struct cdp_pdev *pdev_handle,
  8343. struct cdp_dev_stats *stats)
  8344. {
  8345. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  8346. dp_aggregate_pdev_stats(pdev);
  8347. stats->tx_packets = pdev->stats.tx.comp_pkt.num;
  8348. stats->tx_bytes = pdev->stats.tx.comp_pkt.bytes;
  8349. stats->tx_errors = pdev->stats.tx.tx_failed;
  8350. stats->tx_dropped = pdev->stats.tx_i.dropped.dropped_pkt.num +
  8351. pdev->stats.tx_i.sg.dropped_host.num +
  8352. pdev->stats.tx_i.mcast_en.dropped_map_error +
  8353. pdev->stats.tx_i.mcast_en.dropped_self_mac +
  8354. pdev->stats.tx_i.mcast_en.dropped_send_fail +
  8355. pdev->stats.tx.nawds_mcast_drop +
  8356. pdev->stats.tso_stats.dropped_host.num;
  8357. if (!wlan_cfg_get_vdev_stats_hw_offload_config(pdev->soc->wlan_cfg_ctx)) {
  8358. stats->rx_packets = pdev->stats.rx.to_stack.num;
  8359. stats->rx_bytes = pdev->stats.rx.to_stack.bytes;
  8360. } else {
  8361. stats->rx_packets = pdev->stats.rx_i.reo_rcvd_pkt.num +
  8362. pdev->stats.rx_i.null_q_desc_pkt.num +
  8363. pdev->stats.rx_i.routed_eapol_pkt.num;
  8364. stats->rx_bytes = pdev->stats.rx_i.reo_rcvd_pkt.bytes +
  8365. pdev->stats.rx_i.null_q_desc_pkt.bytes +
  8366. pdev->stats.rx_i.routed_eapol_pkt.bytes;
  8367. }
  8368. stats->rx_errors = pdev->stats.err.ip_csum_err +
  8369. pdev->stats.err.tcp_udp_csum_err +
  8370. pdev->stats.rx.err.mic_err +
  8371. pdev->stats.rx.err.decrypt_err +
  8372. pdev->stats.rx.err.fcserr +
  8373. pdev->stats.rx.err.pn_err +
  8374. pdev->stats.rx.err.oor_err +
  8375. pdev->stats.rx.err.jump_2k_err +
  8376. pdev->stats.rx.err.rxdma_wifi_parse_err;
  8377. stats->rx_dropped = pdev->stats.dropped.msdu_not_done +
  8378. pdev->stats.dropped.mec +
  8379. pdev->stats.dropped.mesh_filter +
  8380. pdev->stats.dropped.wifi_parse +
  8381. pdev->stats.dropped.mon_rx_drop +
  8382. pdev->stats.dropped.mon_radiotap_update_err +
  8383. pdev->stats.rx.mec_drop.num +
  8384. pdev->stats.rx.multipass_rx_pkt_drop +
  8385. pdev->stats.rx.peer_unauth_rx_pkt_drop +
  8386. pdev->stats.rx.policy_check_drop +
  8387. pdev->stats.rx.nawds_mcast_drop +
  8388. pdev->stats.rx.mcast_3addr_drop;
  8389. }
  8390. /**
  8391. * dp_get_device_stats() - get interface level packet stats
  8392. * @soc_hdl: soc handle
  8393. * @id: vdev_id or pdev_id based on type
  8394. * @stats: cdp network device stats structure
  8395. * @type: device type pdev/vdev
  8396. *
  8397. * Return: QDF_STATUS
  8398. */
  8399. static QDF_STATUS dp_get_device_stats(struct cdp_soc_t *soc_hdl, uint8_t id,
  8400. struct cdp_dev_stats *stats,
  8401. uint8_t type)
  8402. {
  8403. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  8404. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  8405. struct dp_vdev *vdev;
  8406. switch (type) {
  8407. case UPDATE_VDEV_STATS:
  8408. vdev = dp_vdev_get_ref_by_id(soc, id, DP_MOD_ID_CDP);
  8409. if (vdev) {
  8410. status = dp_vdev_getstats((struct cdp_vdev *)vdev,
  8411. stats);
  8412. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  8413. }
  8414. return status;
  8415. case UPDATE_PDEV_STATS:
  8416. {
  8417. struct dp_pdev *pdev =
  8418. dp_get_pdev_from_soc_pdev_id_wifi3(
  8419. (struct dp_soc *)soc,
  8420. id);
  8421. if (pdev) {
  8422. dp_pdev_getstats((struct cdp_pdev *)pdev,
  8423. stats);
  8424. return QDF_STATUS_SUCCESS;
  8425. }
  8426. }
  8427. break;
  8428. default:
  8429. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8430. "apstats cannot be updated for this input "
  8431. "type %d", type);
  8432. break;
  8433. }
  8434. return QDF_STATUS_E_FAILURE;
  8435. }
  8436. const
  8437. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  8438. {
  8439. switch (ring_type) {
  8440. case REO_DST:
  8441. return "Reo_dst";
  8442. case REO_EXCEPTION:
  8443. return "Reo_exception";
  8444. case REO_CMD:
  8445. return "Reo_cmd";
  8446. case REO_REINJECT:
  8447. return "Reo_reinject";
  8448. case REO_STATUS:
  8449. return "Reo_status";
  8450. case WBM2SW_RELEASE:
  8451. return "wbm2sw_release";
  8452. case TCL_DATA:
  8453. return "tcl_data";
  8454. case TCL_CMD_CREDIT:
  8455. return "tcl_cmd_credit";
  8456. case TCL_STATUS:
  8457. return "tcl_status";
  8458. case SW2WBM_RELEASE:
  8459. return "sw2wbm_release";
  8460. case RXDMA_BUF:
  8461. return "Rxdma_buf";
  8462. case RXDMA_DST:
  8463. return "Rxdma_dst";
  8464. case RXDMA_MONITOR_BUF:
  8465. return "Rxdma_monitor_buf";
  8466. case RXDMA_MONITOR_DESC:
  8467. return "Rxdma_monitor_desc";
  8468. case RXDMA_MONITOR_STATUS:
  8469. return "Rxdma_monitor_status";
  8470. case RXDMA_MONITOR_DST:
  8471. return "Rxdma_monitor_destination";
  8472. case WBM_IDLE_LINK:
  8473. return "WBM_hw_idle_link";
  8474. case PPE2TCL:
  8475. return "PPE2TCL";
  8476. case REO2PPE:
  8477. return "REO2PPE";
  8478. case TX_MONITOR_DST:
  8479. return "tx_monitor_destination";
  8480. case TX_MONITOR_BUF:
  8481. return "tx_monitor_buf";
  8482. default:
  8483. dp_err("Invalid ring type");
  8484. break;
  8485. }
  8486. return "Invalid";
  8487. }
  8488. void dp_print_napi_stats(struct dp_soc *soc)
  8489. {
  8490. hif_print_napi_stats(soc->hif_handle);
  8491. }
  8492. /**
  8493. * dp_txrx_host_peer_stats_clr() - Reinitialize the txrx peer stats
  8494. * @soc: Datapath soc
  8495. * @peer: Datatpath peer
  8496. * @arg: argument to iter function
  8497. *
  8498. * Return: QDF_STATUS
  8499. */
  8500. static inline void
  8501. dp_txrx_host_peer_stats_clr(struct dp_soc *soc,
  8502. struct dp_peer *peer,
  8503. void *arg)
  8504. {
  8505. struct dp_txrx_peer *txrx_peer = NULL;
  8506. struct dp_peer *tgt_peer = NULL;
  8507. struct cdp_interface_peer_stats peer_stats_intf;
  8508. qdf_mem_zero(&peer_stats_intf, sizeof(struct cdp_interface_peer_stats));
  8509. DP_STATS_CLR(peer);
  8510. /* Clear monitor peer stats */
  8511. dp_monitor_peer_reset_stats(soc, peer);
  8512. /* Clear MLD peer stats only when link peer is primary */
  8513. if (dp_peer_is_primary_link_peer(peer)) {
  8514. tgt_peer = dp_get_tgt_peer_from_peer(peer);
  8515. if (tgt_peer) {
  8516. DP_STATS_CLR(tgt_peer);
  8517. txrx_peer = tgt_peer->txrx_peer;
  8518. dp_txrx_peer_stats_clr(txrx_peer);
  8519. }
  8520. }
  8521. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8522. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, peer->vdev->pdev->soc,
  8523. &peer_stats_intf, peer->peer_id,
  8524. UPDATE_PEER_STATS, peer->vdev->pdev->pdev_id);
  8525. #endif
  8526. }
  8527. #ifdef WLAN_DP_SRNG_USAGE_WM_TRACKING
  8528. static inline void dp_srng_clear_ring_usage_wm_stats(struct dp_soc *soc)
  8529. {
  8530. int ring;
  8531. for (ring = 0; ring < soc->num_reo_dest_rings; ring++)
  8532. hal_srng_clear_ring_usage_wm_locked(soc->hal_soc,
  8533. soc->reo_dest_ring[ring].hal_srng);
  8534. }
  8535. #else
  8536. static inline void dp_srng_clear_ring_usage_wm_stats(struct dp_soc *soc)
  8537. {
  8538. }
  8539. #endif
  8540. /**
  8541. * dp_txrx_host_stats_clr() - Reinitialize the txrx stats
  8542. * @vdev: DP_VDEV handle
  8543. * @soc: DP_SOC handle
  8544. *
  8545. * Return: QDF_STATUS
  8546. */
  8547. static inline QDF_STATUS
  8548. dp_txrx_host_stats_clr(struct dp_vdev *vdev, struct dp_soc *soc)
  8549. {
  8550. if (!vdev || !vdev->pdev)
  8551. return QDF_STATUS_E_FAILURE;
  8552. /*
  8553. * if NSS offload is enabled, then send message
  8554. * to NSS FW to clear the stats. Once NSS FW clears the statistics
  8555. * then clear host statistics.
  8556. */
  8557. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  8558. if (soc->cdp_soc.ol_ops->nss_stats_clr)
  8559. soc->cdp_soc.ol_ops->nss_stats_clr(soc->ctrl_psoc,
  8560. vdev->vdev_id);
  8561. }
  8562. dp_vdev_stats_hw_offload_target_clear(soc, vdev->pdev->pdev_id,
  8563. (1 << vdev->vdev_id));
  8564. DP_STATS_CLR(vdev->pdev);
  8565. DP_STATS_CLR(vdev->pdev->soc);
  8566. DP_STATS_CLR(vdev);
  8567. hif_clear_napi_stats(vdev->pdev->soc->hif_handle);
  8568. dp_vdev_iterate_peer(vdev, dp_txrx_host_peer_stats_clr, NULL,
  8569. DP_MOD_ID_GENERIC_STATS);
  8570. dp_srng_clear_ring_usage_wm_stats(soc);
  8571. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  8572. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  8573. &vdev->stats, vdev->vdev_id,
  8574. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  8575. #endif
  8576. return QDF_STATUS_SUCCESS;
  8577. }
  8578. /**
  8579. * dp_get_peer_calibr_stats()- Get peer calibrated stats
  8580. * @peer: Datapath peer
  8581. * @peer_stats: buffer for peer stats
  8582. *
  8583. * Return: none
  8584. */
  8585. static inline
  8586. void dp_get_peer_calibr_stats(struct dp_peer *peer,
  8587. struct cdp_peer_stats *peer_stats)
  8588. {
  8589. struct dp_peer *tgt_peer;
  8590. tgt_peer = dp_get_tgt_peer_from_peer(peer);
  8591. if (!tgt_peer)
  8592. return;
  8593. peer_stats->tx.last_per = tgt_peer->stats.tx.last_per;
  8594. peer_stats->tx.tx_bytes_success_last =
  8595. tgt_peer->stats.tx.tx_bytes_success_last;
  8596. peer_stats->tx.tx_data_success_last =
  8597. tgt_peer->stats.tx.tx_data_success_last;
  8598. peer_stats->tx.tx_byte_rate = tgt_peer->stats.tx.tx_byte_rate;
  8599. peer_stats->tx.tx_data_rate = tgt_peer->stats.tx.tx_data_rate;
  8600. peer_stats->tx.tx_data_ucast_last =
  8601. tgt_peer->stats.tx.tx_data_ucast_last;
  8602. peer_stats->tx.tx_data_ucast_rate =
  8603. tgt_peer->stats.tx.tx_data_ucast_rate;
  8604. peer_stats->tx.inactive_time = tgt_peer->stats.tx.inactive_time;
  8605. peer_stats->rx.rx_bytes_success_last =
  8606. tgt_peer->stats.rx.rx_bytes_success_last;
  8607. peer_stats->rx.rx_data_success_last =
  8608. tgt_peer->stats.rx.rx_data_success_last;
  8609. peer_stats->rx.rx_byte_rate = tgt_peer->stats.rx.rx_byte_rate;
  8610. peer_stats->rx.rx_data_rate = tgt_peer->stats.rx.rx_data_rate;
  8611. }
  8612. /**
  8613. * dp_get_peer_basic_stats()- Get peer basic stats
  8614. * @peer: Datapath peer
  8615. * @peer_stats: buffer for peer stats
  8616. *
  8617. * Return: none
  8618. */
  8619. static inline
  8620. void dp_get_peer_basic_stats(struct dp_peer *peer,
  8621. struct cdp_peer_stats *peer_stats)
  8622. {
  8623. struct dp_txrx_peer *txrx_peer;
  8624. txrx_peer = dp_get_txrx_peer(peer);
  8625. if (!txrx_peer)
  8626. return;
  8627. peer_stats->tx.comp_pkt.num += txrx_peer->comp_pkt.num;
  8628. peer_stats->tx.comp_pkt.bytes += txrx_peer->comp_pkt.bytes;
  8629. peer_stats->tx.tx_failed += txrx_peer->tx_failed;
  8630. peer_stats->rx.to_stack.num += txrx_peer->to_stack.num;
  8631. peer_stats->rx.to_stack.bytes += txrx_peer->to_stack.bytes;
  8632. }
  8633. /**
  8634. * dp_get_peer_per_pkt_stats()- Get peer per pkt stats
  8635. * @peer: Datapath peer
  8636. * @peer_stats: buffer for peer stats
  8637. *
  8638. * Return: none
  8639. */
  8640. static inline
  8641. void dp_get_peer_per_pkt_stats(struct dp_peer *peer,
  8642. struct cdp_peer_stats *peer_stats)
  8643. {
  8644. struct dp_txrx_peer *txrx_peer;
  8645. struct dp_peer_per_pkt_stats *per_pkt_stats;
  8646. txrx_peer = dp_get_txrx_peer(peer);
  8647. if (!txrx_peer)
  8648. return;
  8649. per_pkt_stats = &txrx_peer->stats.per_pkt_stats;
  8650. DP_UPDATE_PER_PKT_STATS(peer_stats, per_pkt_stats);
  8651. }
  8652. /**
  8653. * dp_get_peer_extd_stats()- Get peer extd stats
  8654. * @peer: Datapath peer
  8655. * @peer_stats: buffer for peer stats
  8656. *
  8657. * Return: none
  8658. */
  8659. #ifdef QCA_ENHANCED_STATS_SUPPORT
  8660. #ifdef WLAN_FEATURE_11BE_MLO
  8661. static inline
  8662. void dp_get_peer_extd_stats(struct dp_peer *peer,
  8663. struct cdp_peer_stats *peer_stats)
  8664. {
  8665. struct dp_soc *soc = peer->vdev->pdev->soc;
  8666. if (IS_MLO_DP_MLD_PEER(peer)) {
  8667. uint8_t i;
  8668. struct dp_peer *link_peer;
  8669. struct dp_soc *link_peer_soc;
  8670. struct dp_mld_link_peers link_peers_info;
  8671. dp_get_link_peers_ref_from_mld_peer(soc, peer,
  8672. &link_peers_info,
  8673. DP_MOD_ID_CDP);
  8674. for (i = 0; i < link_peers_info.num_links; i++) {
  8675. link_peer = link_peers_info.link_peers[i];
  8676. link_peer_soc = link_peer->vdev->pdev->soc;
  8677. dp_monitor_peer_get_stats(link_peer_soc, link_peer,
  8678. peer_stats,
  8679. UPDATE_PEER_STATS);
  8680. }
  8681. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  8682. } else {
  8683. dp_monitor_peer_get_stats(soc, peer, peer_stats,
  8684. UPDATE_PEER_STATS);
  8685. }
  8686. }
  8687. #else
  8688. static inline
  8689. void dp_get_peer_extd_stats(struct dp_peer *peer,
  8690. struct cdp_peer_stats *peer_stats)
  8691. {
  8692. struct dp_soc *soc = peer->vdev->pdev->soc;
  8693. dp_monitor_peer_get_stats(soc, peer, peer_stats, UPDATE_PEER_STATS);
  8694. }
  8695. #endif
  8696. #else
  8697. static inline
  8698. void dp_get_peer_extd_stats(struct dp_peer *peer,
  8699. struct cdp_peer_stats *peer_stats)
  8700. {
  8701. struct dp_txrx_peer *txrx_peer;
  8702. struct dp_peer_extd_stats *extd_stats;
  8703. txrx_peer = dp_get_txrx_peer(peer);
  8704. if (qdf_unlikely(!txrx_peer)) {
  8705. dp_err_rl("txrx_peer NULL");
  8706. return;
  8707. }
  8708. extd_stats = &txrx_peer->stats.extd_stats;
  8709. DP_UPDATE_EXTD_STATS(peer_stats, extd_stats);
  8710. }
  8711. #endif
  8712. /**
  8713. * dp_get_peer_tx_per()- Get peer packet error ratio
  8714. * @peer_stats: buffer for peer stats
  8715. *
  8716. * Return: none
  8717. */
  8718. static inline
  8719. void dp_get_peer_tx_per(struct cdp_peer_stats *peer_stats)
  8720. {
  8721. if (peer_stats->tx.tx_success.num + peer_stats->tx.retries > 0)
  8722. peer_stats->tx.per = (peer_stats->tx.retries * 100) /
  8723. (peer_stats->tx.tx_success.num +
  8724. peer_stats->tx.retries);
  8725. else
  8726. peer_stats->tx.per = 0;
  8727. }
  8728. void dp_get_peer_stats(struct dp_peer *peer, struct cdp_peer_stats *peer_stats)
  8729. {
  8730. dp_get_peer_calibr_stats(peer, peer_stats);
  8731. dp_get_peer_basic_stats(peer, peer_stats);
  8732. dp_get_peer_per_pkt_stats(peer, peer_stats);
  8733. dp_get_peer_extd_stats(peer, peer_stats);
  8734. dp_get_peer_tx_per(peer_stats);
  8735. }
  8736. /**
  8737. * dp_get_host_peer_stats()- function to print peer stats
  8738. * @soc: dp_soc handle
  8739. * @mac_addr: mac address of the peer
  8740. *
  8741. * Return: QDF_STATUS
  8742. */
  8743. static QDF_STATUS
  8744. dp_get_host_peer_stats(struct cdp_soc_t *soc, uint8_t *mac_addr)
  8745. {
  8746. struct dp_peer *peer = NULL;
  8747. struct cdp_peer_stats *peer_stats = NULL;
  8748. struct cdp_peer_info peer_info = { 0 };
  8749. if (!mac_addr) {
  8750. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8751. "%s: NULL peer mac addr\n", __func__);
  8752. return QDF_STATUS_E_FAILURE;
  8753. }
  8754. DP_PEER_INFO_PARAMS_INIT(&peer_info, DP_VDEV_ALL, mac_addr, false,
  8755. CDP_WILD_PEER_TYPE);
  8756. peer = dp_peer_hash_find_wrapper((struct dp_soc *)soc, &peer_info,
  8757. DP_MOD_ID_CDP);
  8758. if (!peer) {
  8759. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8760. "%s: Invalid peer\n", __func__);
  8761. return QDF_STATUS_E_FAILURE;
  8762. }
  8763. peer_stats = qdf_mem_malloc(sizeof(struct cdp_peer_stats));
  8764. if (!peer_stats) {
  8765. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  8766. "%s: Memory allocation failed for cdp_peer_stats\n",
  8767. __func__);
  8768. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  8769. return QDF_STATUS_E_NOMEM;
  8770. }
  8771. qdf_mem_zero(peer_stats, sizeof(struct cdp_peer_stats));
  8772. dp_get_peer_stats(peer, peer_stats);
  8773. dp_print_peer_stats(peer, peer_stats);
  8774. dp_peer_rxtid_stats(dp_get_tgt_peer_from_peer(peer),
  8775. dp_rx_tid_stats_cb, NULL);
  8776. qdf_mem_free(peer_stats);
  8777. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  8778. return QDF_STATUS_SUCCESS;
  8779. }
  8780. /**
  8781. * dp_dump_wbm_idle_hptp() - dump wbm idle ring, hw hp tp info.
  8782. * @soc: dp soc.
  8783. * @pdev: dp pdev.
  8784. *
  8785. * Return: None.
  8786. */
  8787. static void
  8788. dp_dump_wbm_idle_hptp(struct dp_soc *soc, struct dp_pdev *pdev)
  8789. {
  8790. uint32_t hw_head;
  8791. uint32_t hw_tail;
  8792. struct dp_srng *srng;
  8793. if (!soc) {
  8794. dp_err("soc is NULL");
  8795. return;
  8796. }
  8797. if (!pdev) {
  8798. dp_err("pdev is NULL");
  8799. return;
  8800. }
  8801. srng = &pdev->soc->wbm_idle_link_ring;
  8802. if (!srng) {
  8803. dp_err("wbm_idle_link_ring srng is NULL");
  8804. return;
  8805. }
  8806. hal_get_hw_hptp(soc->hal_soc, srng->hal_srng, &hw_head,
  8807. &hw_tail, WBM_IDLE_LINK);
  8808. dp_debug("WBM_IDLE_LINK: HW hp: %d, HW tp: %d",
  8809. hw_head, hw_tail);
  8810. }
  8811. /**
  8812. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  8813. *
  8814. * Return: None
  8815. */
  8816. static void dp_txrx_stats_help(void)
  8817. {
  8818. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  8819. dp_info("stats_option:");
  8820. dp_info(" 1 -- HTT Tx Statistics");
  8821. dp_info(" 2 -- HTT Rx Statistics");
  8822. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  8823. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  8824. dp_info(" 5 -- HTT Error Statistics");
  8825. dp_info(" 6 -- HTT TQM Statistics");
  8826. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  8827. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  8828. dp_info(" 9 -- HTT Tx Rate Statistics");
  8829. dp_info(" 10 -- HTT Rx Rate Statistics");
  8830. dp_info(" 11 -- HTT Peer Statistics");
  8831. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  8832. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  8833. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  8834. dp_info(" 15 -- HTT SRNG Statistics");
  8835. dp_info(" 16 -- HTT SFM Info Statistics");
  8836. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  8837. dp_info(" 18 -- HTT Peer List Details");
  8838. dp_info(" 20 -- Clear Host Statistics");
  8839. dp_info(" 21 -- Host Rx Rate Statistics");
  8840. dp_info(" 22 -- Host Tx Rate Statistics");
  8841. dp_info(" 23 -- Host Tx Statistics");
  8842. dp_info(" 24 -- Host Rx Statistics");
  8843. dp_info(" 25 -- Host AST Statistics");
  8844. dp_info(" 26 -- Host SRNG PTR Statistics");
  8845. dp_info(" 27 -- Host Mon Statistics");
  8846. dp_info(" 28 -- Host REO Queue Statistics");
  8847. dp_info(" 29 -- Host Soc cfg param Statistics");
  8848. dp_info(" 30 -- Host pdev cfg param Statistics");
  8849. dp_info(" 31 -- Host NAPI stats");
  8850. dp_info(" 32 -- Host Interrupt stats");
  8851. dp_info(" 33 -- Host FISA stats");
  8852. dp_info(" 34 -- Host Register Work stats");
  8853. dp_info(" 35 -- HW REO Queue stats");
  8854. dp_info(" 36 -- Host WBM IDLE link desc ring HP/TP");
  8855. dp_info(" 37 -- Host SRNG usage watermark stats");
  8856. }
  8857. #ifdef DP_UMAC_HW_RESET_SUPPORT
  8858. /**
  8859. * dp_umac_rst_skel_enable_update() - Update skel dbg flag for umac reset
  8860. * @soc: dp soc handle
  8861. * @en: ebable/disable
  8862. *
  8863. * Return: void
  8864. */
  8865. static void dp_umac_rst_skel_enable_update(struct dp_soc *soc, bool en)
  8866. {
  8867. soc->umac_reset_ctx.skel_enable = en;
  8868. dp_cdp_debug("UMAC HW reset debug skeleton code enabled :%u",
  8869. soc->umac_reset_ctx.skel_enable);
  8870. }
  8871. /**
  8872. * dp_umac_rst_skel_enable_get() - Get skel dbg flag for umac reset
  8873. * @soc: dp soc handle
  8874. *
  8875. * Return: enable/disable flag
  8876. */
  8877. static bool dp_umac_rst_skel_enable_get(struct dp_soc *soc)
  8878. {
  8879. return soc->umac_reset_ctx.skel_enable;
  8880. }
  8881. #else
  8882. static void dp_umac_rst_skel_enable_update(struct dp_soc *soc, bool en)
  8883. {
  8884. }
  8885. static bool dp_umac_rst_skel_enable_get(struct dp_soc *soc)
  8886. {
  8887. return false;
  8888. }
  8889. #endif
  8890. /**
  8891. * dp_print_host_stats()- Function to print the stats aggregated at host
  8892. * @vdev: DP_VDEV handle
  8893. * @req: host stats type
  8894. * @soc: dp soc handler
  8895. *
  8896. * Return: 0 on success, print error message in case of failure
  8897. */
  8898. static int
  8899. dp_print_host_stats(struct dp_vdev *vdev,
  8900. struct cdp_txrx_stats_req *req,
  8901. struct dp_soc *soc)
  8902. {
  8903. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  8904. enum cdp_host_txrx_stats type =
  8905. dp_stats_mapping_table[req->stats][STATS_HOST];
  8906. dp_aggregate_pdev_stats(pdev);
  8907. switch (type) {
  8908. case TXRX_CLEAR_STATS:
  8909. dp_txrx_host_stats_clr(vdev, soc);
  8910. break;
  8911. case TXRX_RX_RATE_STATS:
  8912. dp_print_rx_rates(vdev);
  8913. break;
  8914. case TXRX_TX_RATE_STATS:
  8915. dp_print_tx_rates(vdev);
  8916. break;
  8917. case TXRX_TX_HOST_STATS:
  8918. dp_print_pdev_tx_stats(pdev);
  8919. dp_print_soc_tx_stats(pdev->soc);
  8920. dp_print_global_desc_count();
  8921. break;
  8922. case TXRX_RX_HOST_STATS:
  8923. dp_print_pdev_rx_stats(pdev);
  8924. dp_print_soc_rx_stats(pdev->soc);
  8925. break;
  8926. case TXRX_AST_STATS:
  8927. dp_print_ast_stats(pdev->soc);
  8928. dp_print_mec_stats(pdev->soc);
  8929. dp_print_peer_table(vdev);
  8930. break;
  8931. case TXRX_SRNG_PTR_STATS:
  8932. dp_print_ring_stats(pdev);
  8933. break;
  8934. case TXRX_RX_MON_STATS:
  8935. dp_monitor_print_pdev_rx_mon_stats(pdev);
  8936. break;
  8937. case TXRX_REO_QUEUE_STATS:
  8938. dp_get_host_peer_stats((struct cdp_soc_t *)pdev->soc,
  8939. req->peer_addr);
  8940. break;
  8941. case TXRX_SOC_CFG_PARAMS:
  8942. dp_print_soc_cfg_params(pdev->soc);
  8943. break;
  8944. case TXRX_PDEV_CFG_PARAMS:
  8945. dp_print_pdev_cfg_params(pdev);
  8946. break;
  8947. case TXRX_NAPI_STATS:
  8948. dp_print_napi_stats(pdev->soc);
  8949. break;
  8950. case TXRX_SOC_INTERRUPT_STATS:
  8951. dp_print_soc_interrupt_stats(pdev->soc);
  8952. break;
  8953. case TXRX_SOC_FSE_STATS:
  8954. dp_rx_dump_fisa_table(pdev->soc);
  8955. break;
  8956. case TXRX_HAL_REG_WRITE_STATS:
  8957. hal_dump_reg_write_stats(pdev->soc->hal_soc);
  8958. hal_dump_reg_write_srng_stats(pdev->soc->hal_soc);
  8959. break;
  8960. case TXRX_SOC_REO_HW_DESC_DUMP:
  8961. dp_get_rx_reo_queue_info((struct cdp_soc_t *)pdev->soc,
  8962. vdev->vdev_id);
  8963. break;
  8964. case TXRX_SOC_WBM_IDLE_HPTP_DUMP:
  8965. dp_dump_wbm_idle_hptp(pdev->soc, pdev);
  8966. break;
  8967. case TXRX_SRNG_USAGE_WM_STATS:
  8968. /* Dump usage watermark stats for all SRNGs */
  8969. dp_dump_srng_high_wm_stats(soc, 0xFF);
  8970. break;
  8971. default:
  8972. dp_info("Wrong Input For TxRx Host Stats");
  8973. dp_txrx_stats_help();
  8974. break;
  8975. }
  8976. return 0;
  8977. }
  8978. /**
  8979. * dp_pdev_tid_stats_ingress_inc() - increment ingress_stack counter
  8980. * @pdev: pdev handle
  8981. * @val: increase in value
  8982. *
  8983. * Return: void
  8984. */
  8985. static void
  8986. dp_pdev_tid_stats_ingress_inc(struct dp_pdev *pdev, uint32_t val)
  8987. {
  8988. pdev->stats.tid_stats.ingress_stack += val;
  8989. }
  8990. /**
  8991. * dp_pdev_tid_stats_osif_drop() - increment osif_drop counter
  8992. * @pdev: pdev handle
  8993. * @val: increase in value
  8994. *
  8995. * Return: void
  8996. */
  8997. static void
  8998. dp_pdev_tid_stats_osif_drop(struct dp_pdev *pdev, uint32_t val)
  8999. {
  9000. pdev->stats.tid_stats.osif_drop += val;
  9001. }
  9002. /**
  9003. * dp_get_fw_peer_stats()- function to print peer stats
  9004. * @soc: soc handle
  9005. * @pdev_id: id of the pdev handle
  9006. * @mac_addr: mac address of the peer
  9007. * @cap: Type of htt stats requested
  9008. * @is_wait: if set, wait on completion from firmware response
  9009. *
  9010. * Currently Supporting only MAC ID based requests Only
  9011. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  9012. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  9013. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  9014. *
  9015. * Return: QDF_STATUS
  9016. */
  9017. static QDF_STATUS
  9018. dp_get_fw_peer_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  9019. uint8_t *mac_addr,
  9020. uint32_t cap, uint32_t is_wait)
  9021. {
  9022. int i;
  9023. uint32_t config_param0 = 0;
  9024. uint32_t config_param1 = 0;
  9025. uint32_t config_param2 = 0;
  9026. uint32_t config_param3 = 0;
  9027. struct dp_pdev *pdev =
  9028. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  9029. pdev_id);
  9030. if (!pdev)
  9031. return QDF_STATUS_E_FAILURE;
  9032. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  9033. config_param0 |= (1 << (cap + 1));
  9034. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  9035. config_param1 |= (1 << i);
  9036. }
  9037. config_param2 |= (mac_addr[0] & 0x000000ff);
  9038. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  9039. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  9040. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  9041. config_param3 |= (mac_addr[4] & 0x000000ff);
  9042. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  9043. if (is_wait) {
  9044. qdf_event_reset(&pdev->fw_peer_stats_event);
  9045. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  9046. config_param0, config_param1,
  9047. config_param2, config_param3,
  9048. 0, DBG_STATS_COOKIE_DP_STATS, 0);
  9049. qdf_wait_single_event(&pdev->fw_peer_stats_event,
  9050. DP_FW_PEER_STATS_CMP_TIMEOUT_MSEC);
  9051. } else {
  9052. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  9053. config_param0, config_param1,
  9054. config_param2, config_param3,
  9055. 0, DBG_STATS_COOKIE_DEFAULT, 0);
  9056. }
  9057. return QDF_STATUS_SUCCESS;
  9058. }
  9059. /* This struct definition will be removed from here
  9060. * once it get added in FW headers*/
  9061. struct httstats_cmd_req {
  9062. uint32_t config_param0;
  9063. uint32_t config_param1;
  9064. uint32_t config_param2;
  9065. uint32_t config_param3;
  9066. int cookie;
  9067. u_int8_t stats_id;
  9068. };
  9069. /**
  9070. * dp_get_htt_stats: function to process the httstas request
  9071. * @soc: DP soc handle
  9072. * @pdev_id: id of pdev handle
  9073. * @data: pointer to request data
  9074. * @data_len: length for request data
  9075. *
  9076. * Return: QDF_STATUS
  9077. */
  9078. static QDF_STATUS
  9079. dp_get_htt_stats(struct cdp_soc_t *soc, uint8_t pdev_id, void *data,
  9080. uint32_t data_len)
  9081. {
  9082. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  9083. struct dp_pdev *pdev =
  9084. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  9085. pdev_id);
  9086. if (!pdev)
  9087. return QDF_STATUS_E_FAILURE;
  9088. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  9089. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  9090. req->config_param0, req->config_param1,
  9091. req->config_param2, req->config_param3,
  9092. req->cookie, DBG_STATS_COOKIE_DEFAULT, 0);
  9093. return QDF_STATUS_SUCCESS;
  9094. }
  9095. /**
  9096. * dp_set_pdev_tidmap_prty_wifi3() - update tidmap priority in pdev
  9097. * @pdev: DP_PDEV handle
  9098. * @prio: tidmap priority value passed by the user
  9099. *
  9100. * Return: QDF_STATUS_SUCCESS on success
  9101. */
  9102. static QDF_STATUS dp_set_pdev_tidmap_prty_wifi3(struct dp_pdev *pdev,
  9103. uint8_t prio)
  9104. {
  9105. struct dp_soc *soc = pdev->soc;
  9106. soc->tidmap_prty = prio;
  9107. hal_tx_set_tidmap_prty(soc->hal_soc, prio);
  9108. return QDF_STATUS_SUCCESS;
  9109. }
  9110. /**
  9111. * dp_get_peer_param: function to get parameters in peer
  9112. * @cdp_soc: DP soc handle
  9113. * @vdev_id: id of vdev handle
  9114. * @peer_mac: peer mac address
  9115. * @param: parameter type to be set
  9116. * @val: address of buffer
  9117. *
  9118. * Return: val
  9119. */
  9120. static QDF_STATUS dp_get_peer_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9121. uint8_t *peer_mac,
  9122. enum cdp_peer_param_type param,
  9123. cdp_config_param_type *val)
  9124. {
  9125. return QDF_STATUS_SUCCESS;
  9126. }
  9127. /**
  9128. * dp_set_peer_param: function to set parameters in peer
  9129. * @cdp_soc: DP soc handle
  9130. * @vdev_id: id of vdev handle
  9131. * @peer_mac: peer mac address
  9132. * @param: parameter type to be set
  9133. * @val: value of parameter to be set
  9134. *
  9135. * Return: 0 for success. nonzero for failure.
  9136. */
  9137. static QDF_STATUS dp_set_peer_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9138. uint8_t *peer_mac,
  9139. enum cdp_peer_param_type param,
  9140. cdp_config_param_type val)
  9141. {
  9142. struct dp_peer *peer =
  9143. dp_peer_get_tgt_peer_hash_find((struct dp_soc *)cdp_soc,
  9144. peer_mac, 0, vdev_id,
  9145. DP_MOD_ID_CDP);
  9146. struct dp_txrx_peer *txrx_peer;
  9147. if (!peer)
  9148. return QDF_STATUS_E_FAILURE;
  9149. txrx_peer = peer->txrx_peer;
  9150. if (!txrx_peer) {
  9151. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9152. return QDF_STATUS_E_FAILURE;
  9153. }
  9154. switch (param) {
  9155. case CDP_CONFIG_NAWDS:
  9156. txrx_peer->nawds_enabled = val.cdp_peer_param_nawds;
  9157. break;
  9158. case CDP_CONFIG_ISOLATION:
  9159. dp_set_peer_isolation(txrx_peer, val.cdp_peer_param_isolation);
  9160. break;
  9161. case CDP_CONFIG_IN_TWT:
  9162. txrx_peer->in_twt = !!(val.cdp_peer_param_in_twt);
  9163. break;
  9164. default:
  9165. break;
  9166. }
  9167. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9168. return QDF_STATUS_SUCCESS;
  9169. }
  9170. /**
  9171. * dp_get_pdev_param() - function to get parameters from pdev
  9172. * @cdp_soc: DP soc handle
  9173. * @pdev_id: id of pdev handle
  9174. * @param: parameter type to be get
  9175. * @val: buffer for value
  9176. *
  9177. * Return: status
  9178. */
  9179. static QDF_STATUS dp_get_pdev_param(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  9180. enum cdp_pdev_param_type param,
  9181. cdp_config_param_type *val)
  9182. {
  9183. struct cdp_pdev *pdev = (struct cdp_pdev *)
  9184. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9185. pdev_id);
  9186. if (!pdev)
  9187. return QDF_STATUS_E_FAILURE;
  9188. switch (param) {
  9189. case CDP_CONFIG_VOW:
  9190. val->cdp_pdev_param_cfg_vow =
  9191. ((struct dp_pdev *)pdev)->delay_stats_flag;
  9192. break;
  9193. case CDP_TX_PENDING:
  9194. val->cdp_pdev_param_tx_pending = dp_get_tx_pending(pdev);
  9195. break;
  9196. case CDP_FILTER_MCAST_DATA:
  9197. val->cdp_pdev_param_fltr_mcast =
  9198. dp_monitor_pdev_get_filter_mcast_data(pdev);
  9199. break;
  9200. case CDP_FILTER_NO_DATA:
  9201. val->cdp_pdev_param_fltr_none =
  9202. dp_monitor_pdev_get_filter_non_data(pdev);
  9203. break;
  9204. case CDP_FILTER_UCAST_DATA:
  9205. val->cdp_pdev_param_fltr_ucast =
  9206. dp_monitor_pdev_get_filter_ucast_data(pdev);
  9207. break;
  9208. case CDP_MONITOR_CHANNEL:
  9209. val->cdp_pdev_param_monitor_chan =
  9210. dp_monitor_get_chan_num((struct dp_pdev *)pdev);
  9211. break;
  9212. case CDP_MONITOR_FREQUENCY:
  9213. val->cdp_pdev_param_mon_freq =
  9214. dp_monitor_get_chan_freq((struct dp_pdev *)pdev);
  9215. break;
  9216. default:
  9217. return QDF_STATUS_E_FAILURE;
  9218. }
  9219. return QDF_STATUS_SUCCESS;
  9220. }
  9221. /**
  9222. * dp_set_pdev_param() - function to set parameters in pdev
  9223. * @cdp_soc: DP soc handle
  9224. * @pdev_id: id of pdev handle
  9225. * @param: parameter type to be set
  9226. * @val: value of parameter to be set
  9227. *
  9228. * Return: 0 for success. nonzero for failure.
  9229. */
  9230. static QDF_STATUS dp_set_pdev_param(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  9231. enum cdp_pdev_param_type param,
  9232. cdp_config_param_type val)
  9233. {
  9234. int target_type;
  9235. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  9236. struct dp_pdev *pdev =
  9237. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9238. pdev_id);
  9239. enum reg_wifi_band chan_band;
  9240. if (!pdev)
  9241. return QDF_STATUS_E_FAILURE;
  9242. target_type = hal_get_target_type(soc->hal_soc);
  9243. switch (target_type) {
  9244. case TARGET_TYPE_QCA6750:
  9245. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MAC0_LMAC_ID;
  9246. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MAC0_LMAC_ID;
  9247. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MAC0_LMAC_ID;
  9248. break;
  9249. case TARGET_TYPE_KIWI:
  9250. case TARGET_TYPE_MANGO:
  9251. case TARGET_TYPE_PEACH:
  9252. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MAC0_LMAC_ID;
  9253. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MAC0_LMAC_ID;
  9254. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MAC0_LMAC_ID;
  9255. break;
  9256. default:
  9257. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MAC1_LMAC_ID;
  9258. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MAC0_LMAC_ID;
  9259. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MAC0_LMAC_ID;
  9260. break;
  9261. }
  9262. switch (param) {
  9263. case CDP_CONFIG_TX_CAPTURE:
  9264. return dp_monitor_config_debug_sniffer(pdev,
  9265. val.cdp_pdev_param_tx_capture);
  9266. case CDP_CONFIG_DEBUG_SNIFFER:
  9267. return dp_monitor_config_debug_sniffer(pdev,
  9268. val.cdp_pdev_param_dbg_snf);
  9269. case CDP_CONFIG_BPR_ENABLE:
  9270. return dp_monitor_set_bpr_enable(pdev,
  9271. val.cdp_pdev_param_bpr_enable);
  9272. case CDP_CONFIG_PRIMARY_RADIO:
  9273. pdev->is_primary = val.cdp_pdev_param_primary_radio;
  9274. break;
  9275. case CDP_CONFIG_CAPTURE_LATENCY:
  9276. pdev->latency_capture_enable = val.cdp_pdev_param_cptr_latcy;
  9277. break;
  9278. case CDP_INGRESS_STATS:
  9279. dp_pdev_tid_stats_ingress_inc(pdev,
  9280. val.cdp_pdev_param_ingrs_stats);
  9281. break;
  9282. case CDP_OSIF_DROP:
  9283. dp_pdev_tid_stats_osif_drop(pdev,
  9284. val.cdp_pdev_param_osif_drop);
  9285. break;
  9286. case CDP_CONFIG_ENH_RX_CAPTURE:
  9287. return dp_monitor_config_enh_rx_capture(pdev,
  9288. val.cdp_pdev_param_en_rx_cap);
  9289. case CDP_CONFIG_ENH_TX_CAPTURE:
  9290. return dp_monitor_config_enh_tx_capture(pdev,
  9291. val.cdp_pdev_param_en_tx_cap);
  9292. case CDP_CONFIG_HMMC_TID_OVERRIDE:
  9293. pdev->hmmc_tid_override_en = val.cdp_pdev_param_hmmc_tid_ovrd;
  9294. break;
  9295. case CDP_CONFIG_HMMC_TID_VALUE:
  9296. pdev->hmmc_tid = val.cdp_pdev_param_hmmc_tid;
  9297. break;
  9298. case CDP_CHAN_NOISE_FLOOR:
  9299. pdev->chan_noise_floor = val.cdp_pdev_param_chn_noise_flr;
  9300. break;
  9301. case CDP_TIDMAP_PRTY:
  9302. dp_set_pdev_tidmap_prty_wifi3(pdev,
  9303. val.cdp_pdev_param_tidmap_prty);
  9304. break;
  9305. case CDP_FILTER_NEIGH_PEERS:
  9306. dp_monitor_set_filter_neigh_peers(pdev,
  9307. val.cdp_pdev_param_fltr_neigh_peers);
  9308. break;
  9309. case CDP_MONITOR_CHANNEL:
  9310. dp_monitor_set_chan_num(pdev, val.cdp_pdev_param_monitor_chan);
  9311. break;
  9312. case CDP_MONITOR_FREQUENCY:
  9313. chan_band = wlan_reg_freq_to_band(val.cdp_pdev_param_mon_freq);
  9314. dp_monitor_set_chan_freq(pdev, val.cdp_pdev_param_mon_freq);
  9315. dp_monitor_set_chan_band(pdev, chan_band);
  9316. break;
  9317. case CDP_CONFIG_BSS_COLOR:
  9318. dp_monitor_set_bsscolor(pdev, val.cdp_pdev_param_bss_color);
  9319. break;
  9320. case CDP_SET_ATF_STATS_ENABLE:
  9321. dp_monitor_set_atf_stats_enable(pdev,
  9322. val.cdp_pdev_param_atf_stats_enable);
  9323. break;
  9324. case CDP_CONFIG_SPECIAL_VAP:
  9325. dp_monitor_pdev_config_scan_spcl_vap(pdev,
  9326. val.cdp_pdev_param_config_special_vap);
  9327. dp_monitor_vdev_set_monitor_mode_buf_rings(pdev);
  9328. break;
  9329. case CDP_RESET_SCAN_SPCL_VAP_STATS_ENABLE:
  9330. dp_monitor_pdev_reset_scan_spcl_vap_stats_enable(pdev,
  9331. val.cdp_pdev_param_reset_scan_spcl_vap_stats_enable);
  9332. break;
  9333. case CDP_CONFIG_ENHANCED_STATS_ENABLE:
  9334. pdev->enhanced_stats_en = val.cdp_pdev_param_enhanced_stats_enable;
  9335. break;
  9336. case CDP_ISOLATION:
  9337. pdev->isolation = val.cdp_pdev_param_isolation;
  9338. break;
  9339. case CDP_CONFIG_UNDECODED_METADATA_CAPTURE_ENABLE:
  9340. return dp_monitor_config_undecoded_metadata_capture(pdev,
  9341. val.cdp_pdev_param_undecoded_metadata_enable);
  9342. break;
  9343. default:
  9344. return QDF_STATUS_E_INVAL;
  9345. }
  9346. return QDF_STATUS_SUCCESS;
  9347. }
  9348. #ifdef QCA_UNDECODED_METADATA_SUPPORT
  9349. static
  9350. QDF_STATUS dp_set_pdev_phyrx_error_mask(struct cdp_soc_t *cdp_soc,
  9351. uint8_t pdev_id, uint32_t mask,
  9352. uint32_t mask_cont)
  9353. {
  9354. struct dp_pdev *pdev =
  9355. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9356. pdev_id);
  9357. if (!pdev)
  9358. return QDF_STATUS_E_FAILURE;
  9359. return dp_monitor_config_undecoded_metadata_phyrx_error_mask(pdev,
  9360. mask, mask_cont);
  9361. }
  9362. static
  9363. QDF_STATUS dp_get_pdev_phyrx_error_mask(struct cdp_soc_t *cdp_soc,
  9364. uint8_t pdev_id, uint32_t *mask,
  9365. uint32_t *mask_cont)
  9366. {
  9367. struct dp_pdev *pdev =
  9368. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)cdp_soc,
  9369. pdev_id);
  9370. if (!pdev)
  9371. return QDF_STATUS_E_FAILURE;
  9372. return dp_monitor_get_undecoded_metadata_phyrx_error_mask(pdev,
  9373. mask, mask_cont);
  9374. }
  9375. #endif
  9376. #ifdef QCA_PEER_EXT_STATS
  9377. static void dp_rx_update_peer_delay_stats(struct dp_soc *soc,
  9378. qdf_nbuf_t nbuf)
  9379. {
  9380. struct dp_peer *peer = NULL;
  9381. uint16_t peer_id, ring_id;
  9382. uint8_t tid = qdf_nbuf_get_tid_val(nbuf);
  9383. struct dp_peer_delay_stats *delay_stats = NULL;
  9384. peer_id = QDF_NBUF_CB_RX_PEER_ID(nbuf);
  9385. if (peer_id > soc->max_peer_id)
  9386. return;
  9387. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_CDP);
  9388. if (qdf_unlikely(!peer))
  9389. return;
  9390. if (qdf_unlikely(!peer->txrx_peer)) {
  9391. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9392. return;
  9393. }
  9394. if (qdf_likely(peer->txrx_peer->delay_stats)) {
  9395. delay_stats = peer->txrx_peer->delay_stats;
  9396. ring_id = QDF_NBUF_CB_RX_CTX_ID(nbuf);
  9397. dp_rx_compute_tid_delay(&delay_stats->delay_tid_stats[tid][ring_id],
  9398. nbuf);
  9399. }
  9400. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9401. }
  9402. #else
  9403. static inline void dp_rx_update_peer_delay_stats(struct dp_soc *soc,
  9404. qdf_nbuf_t nbuf)
  9405. {
  9406. }
  9407. #endif
  9408. /**
  9409. * dp_calculate_delay_stats() - function to get rx delay stats
  9410. * @cdp_soc: DP soc handle
  9411. * @vdev_id: id of DP vdev handle
  9412. * @nbuf: skb
  9413. *
  9414. * Return: QDF_STATUS
  9415. */
  9416. static QDF_STATUS
  9417. dp_calculate_delay_stats(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9418. qdf_nbuf_t nbuf)
  9419. {
  9420. struct dp_soc *soc = cdp_soc_t_to_dp_soc(cdp_soc);
  9421. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  9422. DP_MOD_ID_CDP);
  9423. if (!vdev)
  9424. return QDF_STATUS_SUCCESS;
  9425. if (vdev->pdev->delay_stats_flag)
  9426. dp_rx_compute_delay(vdev, nbuf);
  9427. else
  9428. dp_rx_update_peer_delay_stats(soc, nbuf);
  9429. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9430. return QDF_STATUS_SUCCESS;
  9431. }
  9432. /**
  9433. * dp_get_vdev_param() - function to get parameters from vdev
  9434. * @cdp_soc: DP soc handle
  9435. * @vdev_id: id of DP vdev handle
  9436. * @param: parameter type to get value
  9437. * @val: buffer address
  9438. *
  9439. * Return: status
  9440. */
  9441. static QDF_STATUS dp_get_vdev_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9442. enum cdp_vdev_param_type param,
  9443. cdp_config_param_type *val)
  9444. {
  9445. struct dp_soc *soc = cdp_soc_t_to_dp_soc(cdp_soc);
  9446. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  9447. DP_MOD_ID_CDP);
  9448. if (!vdev)
  9449. return QDF_STATUS_E_FAILURE;
  9450. switch (param) {
  9451. case CDP_ENABLE_WDS:
  9452. val->cdp_vdev_param_wds = vdev->wds_enabled;
  9453. break;
  9454. case CDP_ENABLE_MEC:
  9455. val->cdp_vdev_param_mec = vdev->mec_enabled;
  9456. break;
  9457. case CDP_ENABLE_DA_WAR:
  9458. val->cdp_vdev_param_da_war = vdev->pdev->soc->da_war_enabled;
  9459. break;
  9460. case CDP_ENABLE_IGMP_MCAST_EN:
  9461. val->cdp_vdev_param_igmp_mcast_en = vdev->igmp_mcast_enhanc_en;
  9462. break;
  9463. case CDP_ENABLE_MCAST_EN:
  9464. val->cdp_vdev_param_mcast_en = vdev->mcast_enhancement_en;
  9465. break;
  9466. case CDP_ENABLE_HLOS_TID_OVERRIDE:
  9467. val->cdp_vdev_param_hlos_tid_override =
  9468. dp_vdev_get_hlos_tid_override((struct cdp_vdev *)vdev);
  9469. break;
  9470. case CDP_ENABLE_PEER_AUTHORIZE:
  9471. val->cdp_vdev_param_peer_authorize =
  9472. vdev->peer_authorize;
  9473. break;
  9474. case CDP_TX_ENCAP_TYPE:
  9475. val->cdp_vdev_param_tx_encap = vdev->tx_encap_type;
  9476. break;
  9477. case CDP_ENABLE_CIPHER:
  9478. val->cdp_vdev_param_cipher_en = vdev->sec_type;
  9479. break;
  9480. #ifdef WLAN_SUPPORT_MESH_LATENCY
  9481. case CDP_ENABLE_PEER_TID_LATENCY:
  9482. val->cdp_vdev_param_peer_tid_latency_enable =
  9483. vdev->peer_tid_latency_enabled;
  9484. break;
  9485. case CDP_SET_VAP_MESH_TID:
  9486. val->cdp_vdev_param_mesh_tid =
  9487. vdev->mesh_tid_latency_config.latency_tid;
  9488. break;
  9489. #endif
  9490. case CDP_DROP_3ADDR_MCAST:
  9491. val->cdp_drop_3addr_mcast = vdev->drop_3addr_mcast;
  9492. break;
  9493. case CDP_SET_MCAST_VDEV:
  9494. soc->arch_ops.txrx_get_vdev_mcast_param(soc, vdev, val);
  9495. break;
  9496. #ifdef QCA_SUPPORT_WDS_EXTENDED
  9497. case CDP_DROP_TX_MCAST:
  9498. val->cdp_drop_tx_mcast = vdev->drop_tx_mcast;
  9499. break;
  9500. #endif
  9501. #ifdef MESH_MODE_SUPPORT
  9502. case CDP_MESH_RX_FILTER:
  9503. val->cdp_vdev_param_mesh_rx_filter = vdev->mesh_rx_filter;
  9504. break;
  9505. case CDP_MESH_MODE:
  9506. val->cdp_vdev_param_mesh_mode = vdev->mesh_vdev;
  9507. break;
  9508. #endif
  9509. case CDP_ENABLE_NAWDS:
  9510. val->cdp_vdev_param_nawds = vdev->nawds_enabled;
  9511. break;
  9512. case CDP_ENABLE_WRAP:
  9513. val->cdp_vdev_param_wrap = vdev->wrap_vdev;
  9514. break;
  9515. #ifdef DP_TRAFFIC_END_INDICATION
  9516. case CDP_ENABLE_TRAFFIC_END_INDICATION:
  9517. val->cdp_vdev_param_traffic_end_ind = vdev->traffic_end_ind_en;
  9518. break;
  9519. #endif
  9520. default:
  9521. dp_cdp_err("%pK: param value %d is wrong",
  9522. soc, param);
  9523. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9524. return QDF_STATUS_E_FAILURE;
  9525. }
  9526. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9527. return QDF_STATUS_SUCCESS;
  9528. }
  9529. /**
  9530. * dp_set_vdev_param() - function to set parameters in vdev
  9531. * @cdp_soc: DP soc handle
  9532. * @vdev_id: id of DP vdev handle
  9533. * @param: parameter type to get value
  9534. * @val: value
  9535. *
  9536. * Return: QDF_STATUS
  9537. */
  9538. static QDF_STATUS
  9539. dp_set_vdev_param(struct cdp_soc_t *cdp_soc, uint8_t vdev_id,
  9540. enum cdp_vdev_param_type param, cdp_config_param_type val)
  9541. {
  9542. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  9543. struct dp_vdev *vdev =
  9544. dp_vdev_get_ref_by_id(dsoc, vdev_id, DP_MOD_ID_CDP);
  9545. uint32_t var = 0;
  9546. if (!vdev)
  9547. return QDF_STATUS_E_FAILURE;
  9548. switch (param) {
  9549. case CDP_ENABLE_WDS:
  9550. dp_cdp_err("%pK: wds_enable %d for vdev(%pK) id(%d)\n",
  9551. dsoc, val.cdp_vdev_param_wds, vdev, vdev->vdev_id);
  9552. vdev->wds_enabled = val.cdp_vdev_param_wds;
  9553. break;
  9554. case CDP_ENABLE_MEC:
  9555. dp_cdp_err("%pK: mec_enable %d for vdev(%pK) id(%d)\n",
  9556. dsoc, val.cdp_vdev_param_mec, vdev, vdev->vdev_id);
  9557. vdev->mec_enabled = val.cdp_vdev_param_mec;
  9558. break;
  9559. case CDP_ENABLE_DA_WAR:
  9560. dp_cdp_err("%pK: da_war_enable %d for vdev(%pK) id(%d)\n",
  9561. dsoc, val.cdp_vdev_param_da_war, vdev, vdev->vdev_id);
  9562. vdev->pdev->soc->da_war_enabled = val.cdp_vdev_param_da_war;
  9563. dp_wds_flush_ast_table_wifi3(((struct cdp_soc_t *)
  9564. vdev->pdev->soc));
  9565. break;
  9566. case CDP_ENABLE_NAWDS:
  9567. vdev->nawds_enabled = val.cdp_vdev_param_nawds;
  9568. break;
  9569. case CDP_ENABLE_MCAST_EN:
  9570. vdev->mcast_enhancement_en = val.cdp_vdev_param_mcast_en;
  9571. break;
  9572. case CDP_ENABLE_IGMP_MCAST_EN:
  9573. vdev->igmp_mcast_enhanc_en = val.cdp_vdev_param_igmp_mcast_en;
  9574. break;
  9575. case CDP_ENABLE_PROXYSTA:
  9576. vdev->proxysta_vdev = val.cdp_vdev_param_proxysta;
  9577. break;
  9578. case CDP_UPDATE_TDLS_FLAGS:
  9579. vdev->tdls_link_connected = val.cdp_vdev_param_tdls_flags;
  9580. break;
  9581. case CDP_CFG_WDS_AGING_TIMER:
  9582. var = val.cdp_vdev_param_aging_tmr;
  9583. if (!var)
  9584. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  9585. else if (var != vdev->wds_aging_timer_val)
  9586. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, var);
  9587. vdev->wds_aging_timer_val = var;
  9588. break;
  9589. case CDP_ENABLE_AP_BRIDGE:
  9590. if (wlan_op_mode_sta != vdev->opmode)
  9591. vdev->ap_bridge_enabled = val.cdp_vdev_param_ap_brdg_en;
  9592. else
  9593. vdev->ap_bridge_enabled = false;
  9594. break;
  9595. case CDP_ENABLE_CIPHER:
  9596. vdev->sec_type = val.cdp_vdev_param_cipher_en;
  9597. break;
  9598. case CDP_ENABLE_QWRAP_ISOLATION:
  9599. vdev->isolation_vdev = val.cdp_vdev_param_qwrap_isolation;
  9600. break;
  9601. case CDP_UPDATE_MULTIPASS:
  9602. vdev->multipass_en = val.cdp_vdev_param_update_multipass;
  9603. break;
  9604. case CDP_TX_ENCAP_TYPE:
  9605. vdev->tx_encap_type = val.cdp_vdev_param_tx_encap;
  9606. break;
  9607. case CDP_RX_DECAP_TYPE:
  9608. vdev->rx_decap_type = val.cdp_vdev_param_rx_decap;
  9609. break;
  9610. case CDP_TID_VDEV_PRTY:
  9611. vdev->tidmap_prty = val.cdp_vdev_param_tidmap_prty;
  9612. break;
  9613. case CDP_TIDMAP_TBL_ID:
  9614. vdev->tidmap_tbl_id = val.cdp_vdev_param_tidmap_tbl_id;
  9615. break;
  9616. #ifdef MESH_MODE_SUPPORT
  9617. case CDP_MESH_RX_FILTER:
  9618. dp_vdev_set_mesh_rx_filter((struct cdp_vdev *)vdev,
  9619. val.cdp_vdev_param_mesh_rx_filter);
  9620. break;
  9621. case CDP_MESH_MODE:
  9622. dp_vdev_set_mesh_mode((struct cdp_vdev *)vdev,
  9623. val.cdp_vdev_param_mesh_mode);
  9624. break;
  9625. #endif
  9626. case CDP_ENABLE_HLOS_TID_OVERRIDE:
  9627. dp_info("vdev_id %d enable hlod tid override %d", vdev_id,
  9628. val.cdp_vdev_param_hlos_tid_override);
  9629. dp_vdev_set_hlos_tid_override(vdev,
  9630. val.cdp_vdev_param_hlos_tid_override);
  9631. break;
  9632. #ifdef QCA_SUPPORT_WDS_EXTENDED
  9633. case CDP_CFG_WDS_EXT:
  9634. if (vdev->opmode == wlan_op_mode_ap)
  9635. vdev->wds_ext_enabled = val.cdp_vdev_param_wds_ext;
  9636. break;
  9637. case CDP_DROP_TX_MCAST:
  9638. dp_info("vdev_id %d drop tx mcast :%d", vdev_id,
  9639. val.cdp_drop_tx_mcast);
  9640. vdev->drop_tx_mcast = val.cdp_drop_tx_mcast;
  9641. break;
  9642. #endif
  9643. case CDP_ENABLE_PEER_AUTHORIZE:
  9644. vdev->peer_authorize = val.cdp_vdev_param_peer_authorize;
  9645. break;
  9646. #ifdef WLAN_SUPPORT_MESH_LATENCY
  9647. case CDP_ENABLE_PEER_TID_LATENCY:
  9648. dp_info("vdev_id %d enable peer tid latency %d", vdev_id,
  9649. val.cdp_vdev_param_peer_tid_latency_enable);
  9650. vdev->peer_tid_latency_enabled =
  9651. val.cdp_vdev_param_peer_tid_latency_enable;
  9652. break;
  9653. case CDP_SET_VAP_MESH_TID:
  9654. dp_info("vdev_id %d enable peer tid latency %d", vdev_id,
  9655. val.cdp_vdev_param_mesh_tid);
  9656. vdev->mesh_tid_latency_config.latency_tid
  9657. = val.cdp_vdev_param_mesh_tid;
  9658. break;
  9659. #endif
  9660. #ifdef WLAN_VENDOR_SPECIFIC_BAR_UPDATE
  9661. case CDP_SKIP_BAR_UPDATE_AP:
  9662. dp_info("vdev_id %d skip BAR update: %u", vdev_id,
  9663. val.cdp_skip_bar_update);
  9664. vdev->skip_bar_update = val.cdp_skip_bar_update;
  9665. vdev->skip_bar_update_last_ts = 0;
  9666. break;
  9667. #endif
  9668. case CDP_DROP_3ADDR_MCAST:
  9669. dp_info("vdev_id %d drop 3 addr mcast :%d", vdev_id,
  9670. val.cdp_drop_3addr_mcast);
  9671. vdev->drop_3addr_mcast = val.cdp_drop_3addr_mcast;
  9672. break;
  9673. case CDP_ENABLE_WRAP:
  9674. vdev->wrap_vdev = val.cdp_vdev_param_wrap;
  9675. break;
  9676. #ifdef DP_TRAFFIC_END_INDICATION
  9677. case CDP_ENABLE_TRAFFIC_END_INDICATION:
  9678. vdev->traffic_end_ind_en = val.cdp_vdev_param_traffic_end_ind;
  9679. break;
  9680. #endif
  9681. #ifdef FEATURE_DIRECT_LINK
  9682. case CDP_VDEV_TX_TO_FW:
  9683. dp_info("vdev_id %d to_fw :%d", vdev_id, val.cdp_vdev_tx_to_fw);
  9684. vdev->to_fw = val.cdp_vdev_tx_to_fw;
  9685. break;
  9686. #endif
  9687. default:
  9688. break;
  9689. }
  9690. dp_tx_vdev_update_search_flags((struct dp_vdev *)vdev);
  9691. dsoc->arch_ops.txrx_set_vdev_param(dsoc, vdev, param, val);
  9692. /* Update PDEV flags as VDEV flags are updated */
  9693. dp_pdev_update_fast_rx_flag(dsoc, vdev->pdev);
  9694. dp_vdev_unref_delete(dsoc, vdev, DP_MOD_ID_CDP);
  9695. return QDF_STATUS_SUCCESS;
  9696. }
  9697. /**
  9698. * dp_set_psoc_param: function to set parameters in psoc
  9699. * @cdp_soc: DP soc handle
  9700. * @param: parameter type to be set
  9701. * @val: value of parameter to be set
  9702. *
  9703. * Return: QDF_STATUS
  9704. */
  9705. static QDF_STATUS
  9706. dp_set_psoc_param(struct cdp_soc_t *cdp_soc,
  9707. enum cdp_psoc_param_type param, cdp_config_param_type val)
  9708. {
  9709. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  9710. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = soc->wlan_cfg_ctx;
  9711. switch (param) {
  9712. case CDP_ENABLE_RATE_STATS:
  9713. soc->peerstats_enabled = val.cdp_psoc_param_en_rate_stats;
  9714. break;
  9715. case CDP_SET_NSS_CFG:
  9716. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx,
  9717. val.cdp_psoc_param_en_nss_cfg);
  9718. /*
  9719. * TODO: masked out based on the per offloaded radio
  9720. */
  9721. switch (val.cdp_psoc_param_en_nss_cfg) {
  9722. case dp_nss_cfg_default:
  9723. break;
  9724. case dp_nss_cfg_first_radio:
  9725. /*
  9726. * This configuration is valid for single band radio which
  9727. * is also NSS offload.
  9728. */
  9729. case dp_nss_cfg_dbdc:
  9730. case dp_nss_cfg_dbtc:
  9731. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  9732. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  9733. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  9734. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  9735. break;
  9736. default:
  9737. dp_cdp_err("%pK: Invalid offload config %d",
  9738. soc, val.cdp_psoc_param_en_nss_cfg);
  9739. }
  9740. dp_cdp_err("%pK: nss-wifi<0> nss config is enabled"
  9741. , soc);
  9742. break;
  9743. case CDP_SET_PREFERRED_HW_MODE:
  9744. soc->preferred_hw_mode = val.cdp_psoc_param_preferred_hw_mode;
  9745. break;
  9746. case CDP_IPA_ENABLE:
  9747. soc->wlan_cfg_ctx->ipa_enabled = val.cdp_ipa_enabled;
  9748. break;
  9749. case CDP_CFG_VDEV_STATS_HW_OFFLOAD:
  9750. wlan_cfg_set_vdev_stats_hw_offload_config(wlan_cfg_ctx,
  9751. val.cdp_psoc_param_vdev_stats_hw_offload);
  9752. break;
  9753. case CDP_SAWF_ENABLE:
  9754. wlan_cfg_set_sawf_config(wlan_cfg_ctx, val.cdp_sawf_enabled);
  9755. break;
  9756. case CDP_UMAC_RST_SKEL_ENABLE:
  9757. dp_umac_rst_skel_enable_update(soc, val.cdp_umac_rst_skel);
  9758. break;
  9759. case CDP_SAWF_STATS:
  9760. wlan_cfg_set_sawf_stats_config(wlan_cfg_ctx,
  9761. val.cdp_sawf_stats);
  9762. break;
  9763. default:
  9764. break;
  9765. }
  9766. return QDF_STATUS_SUCCESS;
  9767. }
  9768. /**
  9769. * dp_get_psoc_param: function to get parameters in soc
  9770. * @cdp_soc: DP soc handle
  9771. * @param: parameter type to be set
  9772. * @val: address of buffer
  9773. *
  9774. * Return: status
  9775. */
  9776. static QDF_STATUS dp_get_psoc_param(struct cdp_soc_t *cdp_soc,
  9777. enum cdp_psoc_param_type param,
  9778. cdp_config_param_type *val)
  9779. {
  9780. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  9781. if (!soc)
  9782. return QDF_STATUS_E_FAILURE;
  9783. switch (param) {
  9784. case CDP_CFG_PEER_EXT_STATS:
  9785. val->cdp_psoc_param_pext_stats =
  9786. wlan_cfg_is_peer_ext_stats_enabled(soc->wlan_cfg_ctx);
  9787. break;
  9788. case CDP_CFG_VDEV_STATS_HW_OFFLOAD:
  9789. val->cdp_psoc_param_vdev_stats_hw_offload =
  9790. wlan_cfg_get_vdev_stats_hw_offload_config(soc->wlan_cfg_ctx);
  9791. break;
  9792. case CDP_UMAC_RST_SKEL_ENABLE:
  9793. val->cdp_umac_rst_skel = dp_umac_rst_skel_enable_get(soc);
  9794. break;
  9795. case CDP_PPEDS_ENABLE:
  9796. val->cdp_psoc_param_ppeds_enabled =
  9797. wlan_cfg_get_dp_soc_is_ppeds_enabled(soc->wlan_cfg_ctx);
  9798. break;
  9799. default:
  9800. dp_warn("Invalid param");
  9801. break;
  9802. }
  9803. return QDF_STATUS_SUCCESS;
  9804. }
  9805. /**
  9806. * dp_set_vdev_dscp_tid_map_wifi3() - Update Map ID selected for particular vdev
  9807. * @cdp_soc: CDP SOC handle
  9808. * @vdev_id: id of DP_VDEV handle
  9809. * @map_id:ID of map that needs to be updated
  9810. *
  9811. * Return: QDF_STATUS
  9812. */
  9813. static QDF_STATUS dp_set_vdev_dscp_tid_map_wifi3(ol_txrx_soc_handle cdp_soc,
  9814. uint8_t vdev_id,
  9815. uint8_t map_id)
  9816. {
  9817. cdp_config_param_type val;
  9818. struct dp_soc *soc = cdp_soc_t_to_dp_soc(cdp_soc);
  9819. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  9820. DP_MOD_ID_CDP);
  9821. if (vdev) {
  9822. vdev->dscp_tid_map_id = map_id;
  9823. val.cdp_vdev_param_dscp_tid_map_id = map_id;
  9824. soc->arch_ops.txrx_set_vdev_param(soc,
  9825. vdev,
  9826. CDP_UPDATE_DSCP_TO_TID_MAP,
  9827. val);
  9828. /* Update flag for transmit tid classification */
  9829. if (vdev->dscp_tid_map_id < soc->num_hw_dscp_tid_map)
  9830. vdev->skip_sw_tid_classification |=
  9831. DP_TX_HW_DSCP_TID_MAP_VALID;
  9832. else
  9833. vdev->skip_sw_tid_classification &=
  9834. ~DP_TX_HW_DSCP_TID_MAP_VALID;
  9835. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9836. return QDF_STATUS_SUCCESS;
  9837. }
  9838. return QDF_STATUS_E_FAILURE;
  9839. }
  9840. #ifdef DP_RATETABLE_SUPPORT
  9841. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  9842. int htflag, int gintval)
  9843. {
  9844. uint32_t rix;
  9845. uint16_t ratecode;
  9846. enum cdp_punctured_modes punc_mode = NO_PUNCTURE;
  9847. return dp_getrateindex((uint32_t)gintval, (uint16_t)mcs, 1,
  9848. (uint8_t)preamb, 1, punc_mode,
  9849. &rix, &ratecode);
  9850. }
  9851. #else
  9852. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  9853. int htflag, int gintval)
  9854. {
  9855. return 0;
  9856. }
  9857. #endif
  9858. /**
  9859. * dp_txrx_get_pdev_stats() - Returns cdp_pdev_stats
  9860. * @soc: DP soc handle
  9861. * @pdev_id: id of DP pdev handle
  9862. * @pdev_stats: buffer to copy to
  9863. *
  9864. * Return: status success/failure
  9865. */
  9866. static QDF_STATUS
  9867. dp_txrx_get_pdev_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  9868. struct cdp_pdev_stats *pdev_stats)
  9869. {
  9870. struct dp_pdev *pdev =
  9871. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  9872. pdev_id);
  9873. if (!pdev)
  9874. return QDF_STATUS_E_FAILURE;
  9875. dp_aggregate_pdev_stats(pdev);
  9876. qdf_mem_copy(pdev_stats, &pdev->stats, sizeof(struct cdp_pdev_stats));
  9877. return QDF_STATUS_SUCCESS;
  9878. }
  9879. /**
  9880. * dp_txrx_update_vdev_me_stats() - Update vdev ME stats sent from CDP
  9881. * @vdev: DP vdev handle
  9882. * @buf: buffer containing specific stats structure
  9883. *
  9884. * Return: void
  9885. */
  9886. static void dp_txrx_update_vdev_me_stats(struct dp_vdev *vdev,
  9887. void *buf)
  9888. {
  9889. struct cdp_tx_ingress_stats *host_stats = NULL;
  9890. if (!buf) {
  9891. dp_cdp_err("%pK: Invalid host stats buf", vdev->pdev->soc);
  9892. return;
  9893. }
  9894. host_stats = (struct cdp_tx_ingress_stats *)buf;
  9895. DP_STATS_INC_PKT(vdev, tx_i.mcast_en.mcast_pkt,
  9896. host_stats->mcast_en.mcast_pkt.num,
  9897. host_stats->mcast_en.mcast_pkt.bytes);
  9898. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_map_error,
  9899. host_stats->mcast_en.dropped_map_error);
  9900. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_self_mac,
  9901. host_stats->mcast_en.dropped_self_mac);
  9902. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_send_fail,
  9903. host_stats->mcast_en.dropped_send_fail);
  9904. DP_STATS_INC(vdev, tx_i.mcast_en.ucast,
  9905. host_stats->mcast_en.ucast);
  9906. DP_STATS_INC(vdev, tx_i.mcast_en.fail_seg_alloc,
  9907. host_stats->mcast_en.fail_seg_alloc);
  9908. DP_STATS_INC(vdev, tx_i.mcast_en.clone_fail,
  9909. host_stats->mcast_en.clone_fail);
  9910. }
  9911. /**
  9912. * dp_txrx_update_vdev_igmp_me_stats() - Update vdev IGMP ME stats sent from CDP
  9913. * @vdev: DP vdev handle
  9914. * @buf: buffer containing specific stats structure
  9915. *
  9916. * Return: void
  9917. */
  9918. static void dp_txrx_update_vdev_igmp_me_stats(struct dp_vdev *vdev,
  9919. void *buf)
  9920. {
  9921. struct cdp_tx_ingress_stats *host_stats = NULL;
  9922. if (!buf) {
  9923. dp_cdp_err("%pK: Invalid host stats buf", vdev->pdev->soc);
  9924. return;
  9925. }
  9926. host_stats = (struct cdp_tx_ingress_stats *)buf;
  9927. DP_STATS_INC(vdev, tx_i.igmp_mcast_en.igmp_rcvd,
  9928. host_stats->igmp_mcast_en.igmp_rcvd);
  9929. DP_STATS_INC(vdev, tx_i.igmp_mcast_en.igmp_ucast_converted,
  9930. host_stats->igmp_mcast_en.igmp_ucast_converted);
  9931. }
  9932. /**
  9933. * dp_txrx_update_vdev_host_stats() - Update stats sent through CDP
  9934. * @soc_hdl: DP soc handle
  9935. * @vdev_id: id of DP vdev handle
  9936. * @buf: buffer containing specific stats structure
  9937. * @stats_id: stats type
  9938. *
  9939. * Return: QDF_STATUS
  9940. */
  9941. static QDF_STATUS dp_txrx_update_vdev_host_stats(struct cdp_soc_t *soc_hdl,
  9942. uint8_t vdev_id,
  9943. void *buf,
  9944. uint16_t stats_id)
  9945. {
  9946. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  9947. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  9948. DP_MOD_ID_CDP);
  9949. if (!vdev) {
  9950. dp_cdp_err("%pK: Invalid vdev handle", soc);
  9951. return QDF_STATUS_E_FAILURE;
  9952. }
  9953. switch (stats_id) {
  9954. case DP_VDEV_STATS_PKT_CNT_ONLY:
  9955. break;
  9956. case DP_VDEV_STATS_TX_ME:
  9957. dp_txrx_update_vdev_me_stats(vdev, buf);
  9958. dp_txrx_update_vdev_igmp_me_stats(vdev, buf);
  9959. break;
  9960. default:
  9961. qdf_info("Invalid stats_id %d", stats_id);
  9962. break;
  9963. }
  9964. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  9965. return QDF_STATUS_SUCCESS;
  9966. }
  9967. /**
  9968. * dp_txrx_get_peer_stats() - will return cdp_peer_stats
  9969. * @soc: soc handle
  9970. * @vdev_id: id of vdev handle
  9971. * @peer_mac: mac of DP_PEER handle
  9972. * @peer_stats: buffer to copy to
  9973. *
  9974. * Return: status success/failure
  9975. */
  9976. static QDF_STATUS
  9977. dp_txrx_get_peer_stats(struct cdp_soc_t *soc, uint8_t vdev_id,
  9978. uint8_t *peer_mac, struct cdp_peer_stats *peer_stats)
  9979. {
  9980. struct dp_peer *peer = NULL;
  9981. struct cdp_peer_info peer_info = { 0 };
  9982. DP_PEER_INFO_PARAMS_INIT(&peer_info, vdev_id, peer_mac, false,
  9983. CDP_WILD_PEER_TYPE);
  9984. peer = dp_peer_hash_find_wrapper((struct dp_soc *)soc, &peer_info,
  9985. DP_MOD_ID_CDP);
  9986. qdf_mem_zero(peer_stats, sizeof(struct cdp_peer_stats));
  9987. if (!peer)
  9988. return QDF_STATUS_E_FAILURE;
  9989. dp_get_peer_stats(peer, peer_stats);
  9990. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  9991. return QDF_STATUS_SUCCESS;
  9992. }
  9993. /**
  9994. * dp_txrx_get_peer_stats_param() - will return specified cdp_peer_stats
  9995. * @soc: soc handle
  9996. * @vdev_id: vdev_id of vdev object
  9997. * @peer_mac: mac address of the peer
  9998. * @type: enum of required stats
  9999. * @buf: buffer to hold the value
  10000. *
  10001. * Return: status success/failure
  10002. */
  10003. static QDF_STATUS
  10004. dp_txrx_get_peer_stats_param(struct cdp_soc_t *soc, uint8_t vdev_id,
  10005. uint8_t *peer_mac, enum cdp_peer_stats_type type,
  10006. cdp_peer_stats_param_t *buf)
  10007. {
  10008. QDF_STATUS ret;
  10009. struct dp_peer *peer = NULL;
  10010. struct cdp_peer_info peer_info = { 0 };
  10011. DP_PEER_INFO_PARAMS_INIT(&peer_info, vdev_id, peer_mac, false,
  10012. CDP_WILD_PEER_TYPE);
  10013. peer = dp_peer_hash_find_wrapper((struct dp_soc *)soc, &peer_info,
  10014. DP_MOD_ID_CDP);
  10015. if (!peer) {
  10016. dp_peer_err("%pK: Invalid Peer for Mac " QDF_MAC_ADDR_FMT,
  10017. soc, QDF_MAC_ADDR_REF(peer_mac));
  10018. return QDF_STATUS_E_FAILURE;
  10019. }
  10020. if (type >= cdp_peer_per_pkt_stats_min &&
  10021. type < cdp_peer_per_pkt_stats_max) {
  10022. ret = dp_txrx_get_peer_per_pkt_stats_param(peer, type, buf);
  10023. } else if (type >= cdp_peer_extd_stats_min &&
  10024. type < cdp_peer_extd_stats_max) {
  10025. ret = dp_txrx_get_peer_extd_stats_param(peer, type, buf);
  10026. } else {
  10027. dp_err("%pK: Invalid stat type requested", soc);
  10028. ret = QDF_STATUS_E_FAILURE;
  10029. }
  10030. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  10031. return ret;
  10032. }
  10033. /**
  10034. * dp_txrx_reset_peer_stats() - reset cdp_peer_stats for particular peer
  10035. * @soc_hdl: soc handle
  10036. * @vdev_id: id of vdev handle
  10037. * @peer_mac: mac of DP_PEER handle
  10038. *
  10039. * Return: QDF_STATUS
  10040. */
  10041. #ifdef WLAN_FEATURE_11BE_MLO
  10042. static QDF_STATUS
  10043. dp_txrx_reset_peer_stats(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  10044. uint8_t *peer_mac)
  10045. {
  10046. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10047. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  10048. struct dp_peer *peer =
  10049. dp_peer_get_tgt_peer_hash_find(soc, peer_mac, 0,
  10050. vdev_id, DP_MOD_ID_CDP);
  10051. if (!peer)
  10052. return QDF_STATUS_E_FAILURE;
  10053. DP_STATS_CLR(peer);
  10054. dp_txrx_peer_stats_clr(peer->txrx_peer);
  10055. if (IS_MLO_DP_MLD_PEER(peer)) {
  10056. uint8_t i;
  10057. struct dp_peer *link_peer;
  10058. struct dp_soc *link_peer_soc;
  10059. struct dp_mld_link_peers link_peers_info;
  10060. dp_get_link_peers_ref_from_mld_peer(soc, peer,
  10061. &link_peers_info,
  10062. DP_MOD_ID_CDP);
  10063. for (i = 0; i < link_peers_info.num_links; i++) {
  10064. link_peer = link_peers_info.link_peers[i];
  10065. link_peer_soc = link_peer->vdev->pdev->soc;
  10066. DP_STATS_CLR(link_peer);
  10067. dp_monitor_peer_reset_stats(link_peer_soc, link_peer);
  10068. }
  10069. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  10070. } else {
  10071. dp_monitor_peer_reset_stats(soc, peer);
  10072. }
  10073. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  10074. return status;
  10075. }
  10076. #else
  10077. static QDF_STATUS
  10078. dp_txrx_reset_peer_stats(struct cdp_soc_t *soc, uint8_t vdev_id,
  10079. uint8_t *peer_mac)
  10080. {
  10081. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10082. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc,
  10083. peer_mac, 0, vdev_id,
  10084. DP_MOD_ID_CDP);
  10085. if (!peer)
  10086. return QDF_STATUS_E_FAILURE;
  10087. DP_STATS_CLR(peer);
  10088. dp_txrx_peer_stats_clr(peer->txrx_peer);
  10089. dp_monitor_peer_reset_stats((struct dp_soc *)soc, peer);
  10090. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  10091. return status;
  10092. }
  10093. #endif
  10094. /**
  10095. * dp_txrx_get_vdev_stats() - Update buffer with cdp_vdev_stats
  10096. * @soc_hdl: CDP SoC handle
  10097. * @vdev_id: vdev Id
  10098. * @buf: buffer for vdev stats
  10099. * @is_aggregate: are aggregate stats being collected
  10100. *
  10101. * Return: int
  10102. */
  10103. static int dp_txrx_get_vdev_stats(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  10104. void *buf, bool is_aggregate)
  10105. {
  10106. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10107. struct cdp_vdev_stats *vdev_stats;
  10108. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10109. DP_MOD_ID_CDP);
  10110. if (!vdev)
  10111. return 1;
  10112. vdev_stats = (struct cdp_vdev_stats *)buf;
  10113. if (is_aggregate) {
  10114. dp_aggregate_vdev_stats(vdev, buf);
  10115. } else {
  10116. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  10117. }
  10118. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10119. return 0;
  10120. }
  10121. /**
  10122. * dp_get_total_per() - get total per
  10123. * @soc: DP soc handle
  10124. * @pdev_id: id of DP_PDEV handle
  10125. *
  10126. * Return: % error rate using retries per packet and success packets
  10127. */
  10128. static int dp_get_total_per(struct cdp_soc_t *soc, uint8_t pdev_id)
  10129. {
  10130. struct dp_pdev *pdev =
  10131. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10132. pdev_id);
  10133. if (!pdev)
  10134. return 0;
  10135. dp_aggregate_pdev_stats(pdev);
  10136. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  10137. return 0;
  10138. return ((pdev->stats.tx.retries * 100) /
  10139. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  10140. }
  10141. /**
  10142. * dp_txrx_stats_publish() - publish pdev stats into a buffer
  10143. * @soc: DP soc handle
  10144. * @pdev_id: id of DP_PDEV handle
  10145. * @buf: to hold pdev_stats
  10146. *
  10147. * Return: int
  10148. */
  10149. static int
  10150. dp_txrx_stats_publish(struct cdp_soc_t *soc, uint8_t pdev_id,
  10151. struct cdp_stats_extd *buf)
  10152. {
  10153. struct cdp_txrx_stats_req req = {0,};
  10154. QDF_STATUS status;
  10155. struct dp_pdev *pdev =
  10156. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10157. pdev_id);
  10158. if (!pdev)
  10159. return TXRX_STATS_LEVEL_OFF;
  10160. if (pdev->pending_fw_stats_response)
  10161. return TXRX_STATS_LEVEL_OFF;
  10162. dp_aggregate_pdev_stats(pdev);
  10163. pdev->pending_fw_stats_response = true;
  10164. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  10165. req.cookie_val = DBG_STATS_COOKIE_DP_STATS;
  10166. pdev->fw_stats_tlv_bitmap_rcvd = 0;
  10167. qdf_event_reset(&pdev->fw_stats_event);
  10168. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  10169. req.param1, req.param2, req.param3, 0,
  10170. req.cookie_val, 0);
  10171. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  10172. req.cookie_val = DBG_STATS_COOKIE_DP_STATS;
  10173. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  10174. req.param1, req.param2, req.param3, 0,
  10175. req.cookie_val, 0);
  10176. status =
  10177. qdf_wait_single_event(&pdev->fw_stats_event, DP_MAX_SLEEP_TIME);
  10178. if (status != QDF_STATUS_SUCCESS) {
  10179. if (status == QDF_STATUS_E_TIMEOUT)
  10180. qdf_debug("TIMEOUT_OCCURS");
  10181. pdev->pending_fw_stats_response = false;
  10182. return TXRX_STATS_LEVEL_OFF;
  10183. }
  10184. qdf_mem_copy(buf, &pdev->stats, sizeof(struct cdp_pdev_stats));
  10185. pdev->pending_fw_stats_response = false;
  10186. return TXRX_STATS_LEVEL;
  10187. }
  10188. /**
  10189. * dp_get_obss_stats() - Get Pdev OBSS stats from Fw
  10190. * @soc: DP soc handle
  10191. * @pdev_id: id of DP_PDEV handle
  10192. * @buf: to hold pdev obss stats
  10193. * @req: Pointer to CDP TxRx stats
  10194. *
  10195. * Return: status
  10196. */
  10197. static QDF_STATUS
  10198. dp_get_obss_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  10199. struct cdp_pdev_obss_pd_stats_tlv *buf,
  10200. struct cdp_txrx_stats_req *req)
  10201. {
  10202. QDF_STATUS status;
  10203. struct dp_pdev *pdev =
  10204. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10205. pdev_id);
  10206. if (!pdev)
  10207. return QDF_STATUS_E_INVAL;
  10208. if (pdev->pending_fw_obss_stats_response)
  10209. return QDF_STATUS_E_AGAIN;
  10210. pdev->pending_fw_obss_stats_response = true;
  10211. req->stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_OBSS_PD_STATS;
  10212. req->cookie_val = DBG_STATS_COOKIE_HTT_OBSS;
  10213. qdf_event_reset(&pdev->fw_obss_stats_event);
  10214. status = dp_h2t_ext_stats_msg_send(pdev, req->stats, req->param0,
  10215. req->param1, req->param2,
  10216. req->param3, 0, req->cookie_val,
  10217. req->mac_id);
  10218. if (QDF_IS_STATUS_ERROR(status)) {
  10219. pdev->pending_fw_obss_stats_response = false;
  10220. return status;
  10221. }
  10222. status =
  10223. qdf_wait_single_event(&pdev->fw_obss_stats_event,
  10224. DP_MAX_SLEEP_TIME);
  10225. if (status != QDF_STATUS_SUCCESS) {
  10226. if (status == QDF_STATUS_E_TIMEOUT)
  10227. qdf_debug("TIMEOUT_OCCURS");
  10228. pdev->pending_fw_obss_stats_response = false;
  10229. return QDF_STATUS_E_TIMEOUT;
  10230. }
  10231. qdf_mem_copy(buf, &pdev->stats.htt_tx_pdev_stats.obss_pd_stats_tlv,
  10232. sizeof(struct cdp_pdev_obss_pd_stats_tlv));
  10233. pdev->pending_fw_obss_stats_response = false;
  10234. return status;
  10235. }
  10236. /**
  10237. * dp_clear_pdev_obss_pd_stats() - Clear pdev obss stats
  10238. * @soc: DP soc handle
  10239. * @pdev_id: id of DP_PDEV handle
  10240. * @req: Pointer to CDP TxRx stats request mac_id will be
  10241. * pre-filled and should not be overwritten
  10242. *
  10243. * Return: status
  10244. */
  10245. static QDF_STATUS
  10246. dp_clear_pdev_obss_pd_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  10247. struct cdp_txrx_stats_req *req)
  10248. {
  10249. struct dp_pdev *pdev =
  10250. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10251. pdev_id);
  10252. uint32_t cookie_val = DBG_STATS_COOKIE_DEFAULT;
  10253. if (!pdev)
  10254. return QDF_STATUS_E_INVAL;
  10255. /*
  10256. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  10257. * from param0 to param3 according to below rule:
  10258. *
  10259. * PARAM:
  10260. * - config_param0 : start_offset (stats type)
  10261. * - config_param1 : stats bmask from start offset
  10262. * - config_param2 : stats bmask from start offset + 32
  10263. * - config_param3 : stats bmask from start offset + 64
  10264. */
  10265. req->stats = (enum cdp_stats)HTT_DBG_EXT_STATS_RESET;
  10266. req->param0 = HTT_DBG_EXT_STATS_PDEV_OBSS_PD_STATS;
  10267. req->param1 = 0x00000001;
  10268. return dp_h2t_ext_stats_msg_send(pdev, req->stats, req->param0,
  10269. req->param1, req->param2, req->param3, 0,
  10270. cookie_val, req->mac_id);
  10271. }
  10272. /**
  10273. * dp_set_pdev_dscp_tid_map_wifi3() - update dscp tid map in pdev
  10274. * @soc_handle: soc handle
  10275. * @pdev_id: id of DP_PDEV handle
  10276. * @map_id: ID of map that needs to be updated
  10277. * @tos: index value in map
  10278. * @tid: tid value passed by the user
  10279. *
  10280. * Return: QDF_STATUS
  10281. */
  10282. static QDF_STATUS
  10283. dp_set_pdev_dscp_tid_map_wifi3(struct cdp_soc_t *soc_handle,
  10284. uint8_t pdev_id,
  10285. uint8_t map_id,
  10286. uint8_t tos, uint8_t tid)
  10287. {
  10288. uint8_t dscp;
  10289. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  10290. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  10291. if (!pdev)
  10292. return QDF_STATUS_E_FAILURE;
  10293. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  10294. pdev->dscp_tid_map[map_id][dscp] = tid;
  10295. if (map_id < soc->num_hw_dscp_tid_map)
  10296. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  10297. map_id, dscp);
  10298. else
  10299. return QDF_STATUS_E_FAILURE;
  10300. return QDF_STATUS_SUCCESS;
  10301. }
  10302. #ifdef WLAN_SYSFS_DP_STATS
  10303. /**
  10304. * dp_sysfs_event_trigger() - Trigger event to wait for firmware
  10305. * stats request response.
  10306. * @soc: soc handle
  10307. * @cookie_val: cookie value
  10308. *
  10309. * Return: QDF_STATUS
  10310. */
  10311. static QDF_STATUS
  10312. dp_sysfs_event_trigger(struct dp_soc *soc, uint32_t cookie_val)
  10313. {
  10314. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10315. /* wait for firmware response for sysfs stats request */
  10316. if (cookie_val == DBG_SYSFS_STATS_COOKIE) {
  10317. if (!soc) {
  10318. dp_cdp_err("soc is NULL");
  10319. return QDF_STATUS_E_FAILURE;
  10320. }
  10321. /* wait for event completion */
  10322. status = qdf_wait_single_event(&soc->sysfs_config->sysfs_txrx_fw_request_done,
  10323. WLAN_SYSFS_STAT_REQ_WAIT_MS);
  10324. if (status == QDF_STATUS_SUCCESS)
  10325. dp_cdp_info("sysfs_txrx_fw_request_done event completed");
  10326. else if (status == QDF_STATUS_E_TIMEOUT)
  10327. dp_cdp_warn("sysfs_txrx_fw_request_done event expired");
  10328. else
  10329. dp_cdp_warn("sysfs_txrx_fw_request_done event error code %d", status);
  10330. }
  10331. return status;
  10332. }
  10333. #else /* WLAN_SYSFS_DP_STATS */
  10334. static QDF_STATUS
  10335. dp_sysfs_event_trigger(struct dp_soc *soc, uint32_t cookie_val)
  10336. {
  10337. return QDF_STATUS_SUCCESS;
  10338. }
  10339. #endif /* WLAN_SYSFS_DP_STATS */
  10340. /**
  10341. * dp_fw_stats_process() - Process TXRX FW stats request.
  10342. * @vdev: DP VDEV handle
  10343. * @req: stats request
  10344. *
  10345. * Return: QDF_STATUS
  10346. */
  10347. static QDF_STATUS
  10348. dp_fw_stats_process(struct dp_vdev *vdev,
  10349. struct cdp_txrx_stats_req *req)
  10350. {
  10351. struct dp_pdev *pdev = NULL;
  10352. struct dp_soc *soc = NULL;
  10353. uint32_t stats = req->stats;
  10354. uint8_t mac_id = req->mac_id;
  10355. uint32_t cookie_val = DBG_STATS_COOKIE_DEFAULT;
  10356. if (!vdev) {
  10357. DP_TRACE(NONE, "VDEV not found");
  10358. return QDF_STATUS_E_FAILURE;
  10359. }
  10360. pdev = vdev->pdev;
  10361. if (!pdev) {
  10362. DP_TRACE(NONE, "PDEV not found");
  10363. return QDF_STATUS_E_FAILURE;
  10364. }
  10365. soc = pdev->soc;
  10366. if (!soc) {
  10367. DP_TRACE(NONE, "soc not found");
  10368. return QDF_STATUS_E_FAILURE;
  10369. }
  10370. /* In case request is from host sysfs for displaying stats on console */
  10371. if (req->cookie_val == DBG_SYSFS_STATS_COOKIE)
  10372. cookie_val = DBG_SYSFS_STATS_COOKIE;
  10373. /*
  10374. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  10375. * from param0 to param3 according to below rule:
  10376. *
  10377. * PARAM:
  10378. * - config_param0 : start_offset (stats type)
  10379. * - config_param1 : stats bmask from start offset
  10380. * - config_param2 : stats bmask from start offset + 32
  10381. * - config_param3 : stats bmask from start offset + 64
  10382. */
  10383. if (req->stats == CDP_TXRX_STATS_0) {
  10384. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  10385. req->param1 = 0xFFFFFFFF;
  10386. req->param2 = 0xFFFFFFFF;
  10387. req->param3 = 0xFFFFFFFF;
  10388. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  10389. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  10390. }
  10391. if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_RX_RATE_EXT) {
  10392. dp_h2t_ext_stats_msg_send(pdev,
  10393. HTT_DBG_EXT_STATS_PDEV_RX_RATE_EXT,
  10394. req->param0, req->param1, req->param2,
  10395. req->param3, 0, cookie_val,
  10396. mac_id);
  10397. } else {
  10398. dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  10399. req->param1, req->param2, req->param3,
  10400. 0, cookie_val, mac_id);
  10401. }
  10402. dp_sysfs_event_trigger(soc, cookie_val);
  10403. return QDF_STATUS_SUCCESS;
  10404. }
  10405. /**
  10406. * dp_txrx_stats_request - function to map to firmware and host stats
  10407. * @soc_handle: soc handle
  10408. * @vdev_id: virtual device ID
  10409. * @req: stats request
  10410. *
  10411. * Return: QDF_STATUS
  10412. */
  10413. static
  10414. QDF_STATUS dp_txrx_stats_request(struct cdp_soc_t *soc_handle,
  10415. uint8_t vdev_id,
  10416. struct cdp_txrx_stats_req *req)
  10417. {
  10418. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_handle);
  10419. int host_stats;
  10420. int fw_stats;
  10421. enum cdp_stats stats;
  10422. int num_stats;
  10423. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10424. DP_MOD_ID_CDP);
  10425. QDF_STATUS status = QDF_STATUS_E_INVAL;
  10426. if (!vdev || !req) {
  10427. dp_cdp_err("%pK: Invalid vdev/req instance", soc);
  10428. status = QDF_STATUS_E_INVAL;
  10429. goto fail0;
  10430. }
  10431. if (req->mac_id >= WLAN_CFG_MAC_PER_TARGET) {
  10432. dp_err("Invalid mac id request");
  10433. status = QDF_STATUS_E_INVAL;
  10434. goto fail0;
  10435. }
  10436. stats = req->stats;
  10437. if (stats >= CDP_TXRX_MAX_STATS) {
  10438. status = QDF_STATUS_E_INVAL;
  10439. goto fail0;
  10440. }
  10441. /*
  10442. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  10443. * has to be updated if new FW HTT stats added
  10444. */
  10445. if (stats > CDP_TXRX_STATS_HTT_MAX)
  10446. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  10447. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  10448. if (stats >= num_stats) {
  10449. dp_cdp_err("%pK : Invalid stats option: %d", soc, stats);
  10450. status = QDF_STATUS_E_INVAL;
  10451. goto fail0;
  10452. }
  10453. req->stats = stats;
  10454. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  10455. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  10456. dp_info("stats: %u fw_stats_type: %d host_stats: %d",
  10457. stats, fw_stats, host_stats);
  10458. if (fw_stats != TXRX_FW_STATS_INVALID) {
  10459. /* update request with FW stats type */
  10460. req->stats = fw_stats;
  10461. status = dp_fw_stats_process(vdev, req);
  10462. } else if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  10463. (host_stats <= TXRX_HOST_STATS_MAX))
  10464. status = dp_print_host_stats(vdev, req, soc);
  10465. else
  10466. dp_cdp_info("%pK: Wrong Input for TxRx Stats", soc);
  10467. fail0:
  10468. if (vdev)
  10469. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10470. return status;
  10471. }
  10472. /**
  10473. * dp_txrx_dump_stats() - Dump statistics
  10474. * @psoc: CDP soc handle
  10475. * @value: Statistics option
  10476. * @level: verbosity level
  10477. */
  10478. static QDF_STATUS dp_txrx_dump_stats(struct cdp_soc_t *psoc, uint16_t value,
  10479. enum qdf_stats_verbosity_level level)
  10480. {
  10481. struct dp_soc *soc =
  10482. (struct dp_soc *)psoc;
  10483. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10484. if (!soc) {
  10485. dp_cdp_err("%pK: soc is NULL", soc);
  10486. return QDF_STATUS_E_INVAL;
  10487. }
  10488. switch (value) {
  10489. case CDP_TXRX_PATH_STATS:
  10490. dp_txrx_path_stats(soc);
  10491. dp_print_soc_interrupt_stats(soc);
  10492. hal_dump_reg_write_stats(soc->hal_soc);
  10493. dp_pdev_print_tx_delay_stats(soc);
  10494. /* Dump usage watermark stats for core TX/RX SRNGs */
  10495. dp_dump_srng_high_wm_stats(soc, (1 << REO_DST));
  10496. dp_print_fisa_stats(soc);
  10497. break;
  10498. case CDP_RX_RING_STATS:
  10499. dp_print_per_ring_stats(soc);
  10500. break;
  10501. case CDP_TXRX_TSO_STATS:
  10502. dp_print_tso_stats(soc, level);
  10503. break;
  10504. case CDP_DUMP_TX_FLOW_POOL_INFO:
  10505. if (level == QDF_STATS_VERBOSITY_LEVEL_HIGH)
  10506. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  10507. else
  10508. dp_tx_dump_flow_pool_info_compact(soc);
  10509. break;
  10510. case CDP_DP_NAPI_STATS:
  10511. dp_print_napi_stats(soc);
  10512. break;
  10513. case CDP_TXRX_DESC_STATS:
  10514. /* TODO: NOT IMPLEMENTED */
  10515. break;
  10516. case CDP_DP_RX_FISA_STATS:
  10517. dp_rx_dump_fisa_stats(soc);
  10518. break;
  10519. case CDP_DP_SWLM_STATS:
  10520. dp_print_swlm_stats(soc);
  10521. break;
  10522. case CDP_DP_TX_HW_LATENCY_STATS:
  10523. dp_pdev_print_tx_delay_stats(soc);
  10524. break;
  10525. default:
  10526. status = QDF_STATUS_E_INVAL;
  10527. break;
  10528. }
  10529. return status;
  10530. }
  10531. #ifdef WLAN_SYSFS_DP_STATS
  10532. static
  10533. void dp_sysfs_get_stat_type(struct dp_soc *soc, uint32_t *mac_id,
  10534. uint32_t *stat_type)
  10535. {
  10536. qdf_spinlock_acquire(&soc->sysfs_config->rw_stats_lock);
  10537. *stat_type = soc->sysfs_config->stat_type_requested;
  10538. *mac_id = soc->sysfs_config->mac_id;
  10539. qdf_spinlock_release(&soc->sysfs_config->rw_stats_lock);
  10540. }
  10541. static
  10542. void dp_sysfs_update_config_buf_params(struct dp_soc *soc,
  10543. uint32_t curr_len,
  10544. uint32_t max_buf_len,
  10545. char *buf)
  10546. {
  10547. qdf_spinlock_acquire(&soc->sysfs_config->sysfs_write_user_buffer);
  10548. /* set sysfs_config parameters */
  10549. soc->sysfs_config->buf = buf;
  10550. soc->sysfs_config->curr_buffer_length = curr_len;
  10551. soc->sysfs_config->max_buffer_length = max_buf_len;
  10552. qdf_spinlock_release(&soc->sysfs_config->sysfs_write_user_buffer);
  10553. }
  10554. static
  10555. QDF_STATUS dp_sysfs_fill_stats(ol_txrx_soc_handle soc_hdl,
  10556. char *buf, uint32_t buf_size)
  10557. {
  10558. uint32_t mac_id = 0;
  10559. uint32_t stat_type = 0;
  10560. uint32_t fw_stats = 0;
  10561. uint32_t host_stats = 0;
  10562. enum cdp_stats stats;
  10563. struct cdp_txrx_stats_req req;
  10564. uint32_t num_stats;
  10565. struct dp_soc *soc = NULL;
  10566. if (!soc_hdl) {
  10567. dp_cdp_err("%pK: soc_hdl is NULL", soc_hdl);
  10568. return QDF_STATUS_E_INVAL;
  10569. }
  10570. soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10571. if (!soc) {
  10572. dp_cdp_err("%pK: soc is NULL", soc);
  10573. return QDF_STATUS_E_INVAL;
  10574. }
  10575. dp_sysfs_get_stat_type(soc, &mac_id, &stat_type);
  10576. stats = stat_type;
  10577. if (stats >= CDP_TXRX_MAX_STATS) {
  10578. dp_cdp_info("sysfs stat type requested is invalid");
  10579. return QDF_STATUS_E_INVAL;
  10580. }
  10581. /*
  10582. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  10583. * has to be updated if new FW HTT stats added
  10584. */
  10585. if (stats > CDP_TXRX_MAX_STATS)
  10586. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  10587. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  10588. if (stats >= num_stats) {
  10589. dp_cdp_err("%pK : Invalid stats option: %d, max num stats: %d",
  10590. soc, stats, num_stats);
  10591. return QDF_STATUS_E_INVAL;
  10592. }
  10593. /* build request */
  10594. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  10595. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  10596. req.stats = stat_type;
  10597. req.mac_id = mac_id;
  10598. /* request stats to be printed */
  10599. qdf_mutex_acquire(&soc->sysfs_config->sysfs_read_lock);
  10600. if (fw_stats != TXRX_FW_STATS_INVALID) {
  10601. /* update request with FW stats type */
  10602. req.cookie_val = DBG_SYSFS_STATS_COOKIE;
  10603. } else if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  10604. (host_stats <= TXRX_HOST_STATS_MAX)) {
  10605. req.cookie_val = DBG_STATS_COOKIE_DEFAULT;
  10606. soc->sysfs_config->process_id = qdf_get_current_pid();
  10607. soc->sysfs_config->printing_mode = PRINTING_MODE_ENABLED;
  10608. }
  10609. dp_sysfs_update_config_buf_params(soc, 0, buf_size, buf);
  10610. dp_txrx_stats_request(soc_hdl, mac_id, &req);
  10611. soc->sysfs_config->process_id = 0;
  10612. soc->sysfs_config->printing_mode = PRINTING_MODE_DISABLED;
  10613. dp_sysfs_update_config_buf_params(soc, 0, 0, NULL);
  10614. qdf_mutex_release(&soc->sysfs_config->sysfs_read_lock);
  10615. return QDF_STATUS_SUCCESS;
  10616. }
  10617. static
  10618. QDF_STATUS dp_sysfs_set_stat_type(ol_txrx_soc_handle soc_hdl,
  10619. uint32_t stat_type, uint32_t mac_id)
  10620. {
  10621. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10622. if (!soc_hdl) {
  10623. dp_cdp_err("%pK: soc is NULL", soc);
  10624. return QDF_STATUS_E_INVAL;
  10625. }
  10626. qdf_spinlock_acquire(&soc->sysfs_config->rw_stats_lock);
  10627. soc->sysfs_config->stat_type_requested = stat_type;
  10628. soc->sysfs_config->mac_id = mac_id;
  10629. qdf_spinlock_release(&soc->sysfs_config->rw_stats_lock);
  10630. return QDF_STATUS_SUCCESS;
  10631. }
  10632. static
  10633. QDF_STATUS dp_sysfs_initialize_stats(struct dp_soc *soc_hdl)
  10634. {
  10635. struct dp_soc *soc;
  10636. QDF_STATUS status;
  10637. if (!soc_hdl) {
  10638. dp_cdp_err("%pK: soc_hdl is NULL", soc_hdl);
  10639. return QDF_STATUS_E_INVAL;
  10640. }
  10641. soc = soc_hdl;
  10642. soc->sysfs_config = qdf_mem_malloc(sizeof(struct sysfs_stats_config));
  10643. if (!soc->sysfs_config) {
  10644. dp_cdp_err("failed to allocate memory for sysfs_config no memory");
  10645. return QDF_STATUS_E_NOMEM;
  10646. }
  10647. status = qdf_event_create(&soc->sysfs_config->sysfs_txrx_fw_request_done);
  10648. /* create event for fw stats request from sysfs */
  10649. if (status != QDF_STATUS_SUCCESS) {
  10650. dp_cdp_err("failed to create event sysfs_txrx_fw_request_done");
  10651. qdf_mem_free(soc->sysfs_config);
  10652. soc->sysfs_config = NULL;
  10653. return QDF_STATUS_E_FAILURE;
  10654. }
  10655. qdf_spinlock_create(&soc->sysfs_config->rw_stats_lock);
  10656. qdf_mutex_create(&soc->sysfs_config->sysfs_read_lock);
  10657. qdf_spinlock_create(&soc->sysfs_config->sysfs_write_user_buffer);
  10658. return QDF_STATUS_SUCCESS;
  10659. }
  10660. static
  10661. QDF_STATUS dp_sysfs_deinitialize_stats(struct dp_soc *soc_hdl)
  10662. {
  10663. struct dp_soc *soc;
  10664. QDF_STATUS status;
  10665. if (!soc_hdl) {
  10666. dp_cdp_err("%pK: soc_hdl is NULL", soc_hdl);
  10667. return QDF_STATUS_E_INVAL;
  10668. }
  10669. soc = soc_hdl;
  10670. if (!soc->sysfs_config) {
  10671. dp_cdp_err("soc->sysfs_config is NULL");
  10672. return QDF_STATUS_E_FAILURE;
  10673. }
  10674. status = qdf_event_destroy(&soc->sysfs_config->sysfs_txrx_fw_request_done);
  10675. if (status != QDF_STATUS_SUCCESS)
  10676. dp_cdp_err("Failed to destroy event sysfs_txrx_fw_request_done");
  10677. qdf_mutex_destroy(&soc->sysfs_config->sysfs_read_lock);
  10678. qdf_spinlock_destroy(&soc->sysfs_config->rw_stats_lock);
  10679. qdf_spinlock_destroy(&soc->sysfs_config->sysfs_write_user_buffer);
  10680. qdf_mem_free(soc->sysfs_config);
  10681. return QDF_STATUS_SUCCESS;
  10682. }
  10683. #else /* WLAN_SYSFS_DP_STATS */
  10684. static
  10685. QDF_STATUS dp_sysfs_deinitialize_stats(struct dp_soc *soc_hdl)
  10686. {
  10687. return QDF_STATUS_SUCCESS;
  10688. }
  10689. static
  10690. QDF_STATUS dp_sysfs_initialize_stats(struct dp_soc *soc_hdl)
  10691. {
  10692. return QDF_STATUS_SUCCESS;
  10693. }
  10694. #endif /* WLAN_SYSFS_DP_STATS */
  10695. /**
  10696. * dp_txrx_clear_dump_stats() - clear dumpStats
  10697. * @soc_hdl: soc handle
  10698. * @pdev_id: pdev ID
  10699. * @value: stats option
  10700. *
  10701. * Return: 0 - Success, non-zero - failure
  10702. */
  10703. static
  10704. QDF_STATUS dp_txrx_clear_dump_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  10705. uint8_t value)
  10706. {
  10707. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10708. QDF_STATUS status = QDF_STATUS_SUCCESS;
  10709. if (!soc) {
  10710. dp_err("soc is NULL");
  10711. return QDF_STATUS_E_INVAL;
  10712. }
  10713. switch (value) {
  10714. case CDP_TXRX_TSO_STATS:
  10715. dp_txrx_clear_tso_stats(soc);
  10716. break;
  10717. case CDP_DP_TX_HW_LATENCY_STATS:
  10718. dp_pdev_clear_tx_delay_stats(soc);
  10719. break;
  10720. default:
  10721. status = QDF_STATUS_E_INVAL;
  10722. break;
  10723. }
  10724. return status;
  10725. }
  10726. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  10727. /**
  10728. * dp_update_flow_control_parameters() - API to store datapath
  10729. * config parameters
  10730. * @soc: soc handle
  10731. * @params: ini parameter handle
  10732. *
  10733. * Return: void
  10734. */
  10735. static inline
  10736. void dp_update_flow_control_parameters(struct dp_soc *soc,
  10737. struct cdp_config_params *params)
  10738. {
  10739. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  10740. params->tx_flow_stop_queue_threshold;
  10741. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  10742. params->tx_flow_start_queue_offset;
  10743. }
  10744. #else
  10745. static inline
  10746. void dp_update_flow_control_parameters(struct dp_soc *soc,
  10747. struct cdp_config_params *params)
  10748. {
  10749. }
  10750. #endif
  10751. #ifdef WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT
  10752. /* Max packet limit for TX Comp packet loop (dp_tx_comp_handler) */
  10753. #define DP_TX_COMP_LOOP_PKT_LIMIT_MAX 1024
  10754. /* Max packet limit for RX REAP Loop (dp_rx_process) */
  10755. #define DP_RX_REAP_LOOP_PKT_LIMIT_MAX 1024
  10756. static
  10757. void dp_update_rx_soft_irq_limit_params(struct dp_soc *soc,
  10758. struct cdp_config_params *params)
  10759. {
  10760. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit =
  10761. params->tx_comp_loop_pkt_limit;
  10762. if (params->tx_comp_loop_pkt_limit < DP_TX_COMP_LOOP_PKT_LIMIT_MAX)
  10763. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check = true;
  10764. else
  10765. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check = false;
  10766. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit =
  10767. params->rx_reap_loop_pkt_limit;
  10768. if (params->rx_reap_loop_pkt_limit < DP_RX_REAP_LOOP_PKT_LIMIT_MAX)
  10769. soc->wlan_cfg_ctx->rx_enable_eol_data_check = true;
  10770. else
  10771. soc->wlan_cfg_ctx->rx_enable_eol_data_check = false;
  10772. soc->wlan_cfg_ctx->rx_hp_oos_update_limit =
  10773. params->rx_hp_oos_update_limit;
  10774. dp_info("tx_comp_loop_pkt_limit %u tx_comp_enable_eol_data_check %u rx_reap_loop_pkt_limit %u rx_enable_eol_data_check %u rx_hp_oos_update_limit %u",
  10775. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit,
  10776. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check,
  10777. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit,
  10778. soc->wlan_cfg_ctx->rx_enable_eol_data_check,
  10779. soc->wlan_cfg_ctx->rx_hp_oos_update_limit);
  10780. }
  10781. static void dp_update_soft_irq_limits(struct dp_soc *soc, uint32_t tx_limit,
  10782. uint32_t rx_limit)
  10783. {
  10784. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit = tx_limit;
  10785. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit = rx_limit;
  10786. }
  10787. #else
  10788. static inline
  10789. void dp_update_rx_soft_irq_limit_params(struct dp_soc *soc,
  10790. struct cdp_config_params *params)
  10791. { }
  10792. static inline
  10793. void dp_update_soft_irq_limits(struct dp_soc *soc, uint32_t tx_limit,
  10794. uint32_t rx_limit)
  10795. {
  10796. }
  10797. #endif /* WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT */
  10798. /**
  10799. * dp_update_config_parameters() - API to store datapath
  10800. * config parameters
  10801. * @psoc: soc handle
  10802. * @params: ini parameter handle
  10803. *
  10804. * Return: status
  10805. */
  10806. static
  10807. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  10808. struct cdp_config_params *params)
  10809. {
  10810. struct dp_soc *soc = (struct dp_soc *)psoc;
  10811. if (!(soc)) {
  10812. dp_cdp_err("%pK: Invalid handle", soc);
  10813. return QDF_STATUS_E_INVAL;
  10814. }
  10815. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  10816. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  10817. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  10818. soc->wlan_cfg_ctx->p2p_tcp_udp_checksumoffload =
  10819. params->p2p_tcp_udp_checksumoffload;
  10820. soc->wlan_cfg_ctx->nan_tcp_udp_checksumoffload =
  10821. params->nan_tcp_udp_checksumoffload;
  10822. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  10823. params->tcp_udp_checksumoffload;
  10824. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  10825. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  10826. soc->wlan_cfg_ctx->gro_enabled = params->gro_enable;
  10827. dp_update_rx_soft_irq_limit_params(soc, params);
  10828. dp_update_flow_control_parameters(soc, params);
  10829. return QDF_STATUS_SUCCESS;
  10830. }
  10831. static struct cdp_wds_ops dp_ops_wds = {
  10832. .vdev_set_wds = dp_vdev_set_wds,
  10833. #ifdef WDS_VENDOR_EXTENSION
  10834. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  10835. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  10836. #endif
  10837. };
  10838. /**
  10839. * dp_txrx_data_tx_cb_set() - set the callback for non standard tx
  10840. * @soc_hdl: datapath soc handle
  10841. * @vdev_id: virtual interface id
  10842. * @callback: callback function
  10843. * @ctxt: callback context
  10844. *
  10845. */
  10846. static void
  10847. dp_txrx_data_tx_cb_set(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  10848. ol_txrx_data_tx_cb callback, void *ctxt)
  10849. {
  10850. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10851. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10852. DP_MOD_ID_CDP);
  10853. if (!vdev)
  10854. return;
  10855. vdev->tx_non_std_data_callback.func = callback;
  10856. vdev->tx_non_std_data_callback.ctxt = ctxt;
  10857. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10858. }
  10859. /**
  10860. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  10861. * @soc: datapath soc handle
  10862. * @pdev_id: id of datapath pdev handle
  10863. *
  10864. * Return: opaque pointer to dp txrx handle
  10865. */
  10866. static void *dp_pdev_get_dp_txrx_handle(struct cdp_soc_t *soc, uint8_t pdev_id)
  10867. {
  10868. struct dp_pdev *pdev =
  10869. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10870. pdev_id);
  10871. if (qdf_unlikely(!pdev))
  10872. return NULL;
  10873. return pdev->dp_txrx_handle;
  10874. }
  10875. /**
  10876. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  10877. * @soc: datapath soc handle
  10878. * @pdev_id: id of datapath pdev handle
  10879. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  10880. *
  10881. * Return: void
  10882. */
  10883. static void
  10884. dp_pdev_set_dp_txrx_handle(struct cdp_soc_t *soc, uint8_t pdev_id,
  10885. void *dp_txrx_hdl)
  10886. {
  10887. struct dp_pdev *pdev =
  10888. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  10889. pdev_id);
  10890. if (!pdev)
  10891. return;
  10892. pdev->dp_txrx_handle = dp_txrx_hdl;
  10893. }
  10894. /**
  10895. * dp_vdev_get_dp_ext_handle() - get dp handle from vdev
  10896. * @soc_hdl: datapath soc handle
  10897. * @vdev_id: vdev id
  10898. *
  10899. * Return: opaque pointer to dp txrx handle
  10900. */
  10901. static void *dp_vdev_get_dp_ext_handle(ol_txrx_soc_handle soc_hdl,
  10902. uint8_t vdev_id)
  10903. {
  10904. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10905. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10906. DP_MOD_ID_CDP);
  10907. void *dp_ext_handle;
  10908. if (!vdev)
  10909. return NULL;
  10910. dp_ext_handle = vdev->vdev_dp_ext_handle;
  10911. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10912. return dp_ext_handle;
  10913. }
  10914. /**
  10915. * dp_vdev_set_dp_ext_handle() - set dp handle in vdev
  10916. * @soc_hdl: datapath soc handle
  10917. * @vdev_id: vdev id
  10918. * @size: size of advance dp handle
  10919. *
  10920. * Return: QDF_STATUS
  10921. */
  10922. static QDF_STATUS
  10923. dp_vdev_set_dp_ext_handle(ol_txrx_soc_handle soc_hdl, uint8_t vdev_id,
  10924. uint16_t size)
  10925. {
  10926. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10927. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10928. DP_MOD_ID_CDP);
  10929. void *dp_ext_handle;
  10930. if (!vdev)
  10931. return QDF_STATUS_E_FAILURE;
  10932. dp_ext_handle = qdf_mem_malloc(size);
  10933. if (!dp_ext_handle) {
  10934. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10935. return QDF_STATUS_E_FAILURE;
  10936. }
  10937. vdev->vdev_dp_ext_handle = dp_ext_handle;
  10938. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10939. return QDF_STATUS_SUCCESS;
  10940. }
  10941. /**
  10942. * dp_vdev_inform_ll_conn() - Inform vdev to add/delete a latency critical
  10943. * connection for this vdev
  10944. * @soc_hdl: CDP soc handle
  10945. * @vdev_id: vdev ID
  10946. * @action: Add/Delete action
  10947. *
  10948. * Return: QDF_STATUS.
  10949. */
  10950. static QDF_STATUS
  10951. dp_vdev_inform_ll_conn(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  10952. enum vdev_ll_conn_actions action)
  10953. {
  10954. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10955. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  10956. DP_MOD_ID_CDP);
  10957. if (!vdev) {
  10958. dp_err("LL connection action for invalid vdev %d", vdev_id);
  10959. return QDF_STATUS_E_FAILURE;
  10960. }
  10961. switch (action) {
  10962. case CDP_VDEV_LL_CONN_ADD:
  10963. vdev->num_latency_critical_conn++;
  10964. break;
  10965. case CDP_VDEV_LL_CONN_DEL:
  10966. vdev->num_latency_critical_conn--;
  10967. break;
  10968. default:
  10969. dp_err("LL connection action invalid %d", action);
  10970. break;
  10971. }
  10972. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  10973. return QDF_STATUS_SUCCESS;
  10974. }
  10975. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  10976. /**
  10977. * dp_soc_set_swlm_enable() - Enable/Disable SWLM if initialized.
  10978. * @soc_hdl: CDP Soc handle
  10979. * @value: Enable/Disable value
  10980. *
  10981. * Return: QDF_STATUS
  10982. */
  10983. static QDF_STATUS dp_soc_set_swlm_enable(struct cdp_soc_t *soc_hdl,
  10984. uint8_t value)
  10985. {
  10986. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  10987. if (!soc->swlm.is_init) {
  10988. dp_err("SWLM is not initialized");
  10989. return QDF_STATUS_E_FAILURE;
  10990. }
  10991. soc->swlm.is_enabled = !!value;
  10992. return QDF_STATUS_SUCCESS;
  10993. }
  10994. /**
  10995. * dp_soc_is_swlm_enabled() - Check if SWLM is enabled.
  10996. * @soc_hdl: CDP Soc handle
  10997. *
  10998. * Return: QDF_STATUS
  10999. */
  11000. static uint8_t dp_soc_is_swlm_enabled(struct cdp_soc_t *soc_hdl)
  11001. {
  11002. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  11003. return soc->swlm.is_enabled;
  11004. }
  11005. #endif
  11006. /**
  11007. * dp_display_srng_info() - Dump the srng HP TP info
  11008. * @soc_hdl: CDP Soc handle
  11009. *
  11010. * This function dumps the SW hp/tp values for the important rings.
  11011. * HW hp/tp values are not being dumped, since it can lead to
  11012. * READ NOC error when UMAC is in low power state. MCC does not have
  11013. * device force wake working yet.
  11014. *
  11015. * Return: none
  11016. */
  11017. static void dp_display_srng_info(struct cdp_soc_t *soc_hdl)
  11018. {
  11019. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  11020. hal_soc_handle_t hal_soc = soc->hal_soc;
  11021. uint32_t hp, tp, i;
  11022. dp_info("SRNG HP-TP data:");
  11023. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  11024. hal_get_sw_hptp(hal_soc, soc->tcl_data_ring[i].hal_srng,
  11025. &tp, &hp);
  11026. dp_info("TCL DATA ring[%d]: hp=0x%x, tp=0x%x", i, hp, tp);
  11027. if (wlan_cfg_get_wbm_ring_num_for_index(soc->wlan_cfg_ctx, i) ==
  11028. INVALID_WBM_RING_NUM)
  11029. continue;
  11030. hal_get_sw_hptp(hal_soc, soc->tx_comp_ring[i].hal_srng,
  11031. &tp, &hp);
  11032. dp_info("TX comp ring[%d]: hp=0x%x, tp=0x%x", i, hp, tp);
  11033. }
  11034. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  11035. hal_get_sw_hptp(hal_soc, soc->reo_dest_ring[i].hal_srng,
  11036. &tp, &hp);
  11037. dp_info("REO DST ring[%d]: hp=0x%x, tp=0x%x", i, hp, tp);
  11038. }
  11039. hal_get_sw_hptp(hal_soc, soc->reo_exception_ring.hal_srng, &tp, &hp);
  11040. dp_info("REO exception ring: hp=0x%x, tp=0x%x", hp, tp);
  11041. hal_get_sw_hptp(hal_soc, soc->rx_rel_ring.hal_srng, &tp, &hp);
  11042. dp_info("WBM RX release ring: hp=0x%x, tp=0x%x", hp, tp);
  11043. hal_get_sw_hptp(hal_soc, soc->wbm_desc_rel_ring.hal_srng, &tp, &hp);
  11044. dp_info("WBM desc release ring: hp=0x%x, tp=0x%x", hp, tp);
  11045. }
  11046. /**
  11047. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  11048. * @soc_handle: datapath soc handle
  11049. *
  11050. * Return: opaque pointer to external dp (non-core DP)
  11051. */
  11052. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  11053. {
  11054. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11055. return soc->external_txrx_handle;
  11056. }
  11057. /**
  11058. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  11059. * @soc_handle: datapath soc handle
  11060. * @txrx_handle: opaque pointer to external dp (non-core DP)
  11061. *
  11062. * Return: void
  11063. */
  11064. static void
  11065. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  11066. {
  11067. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11068. soc->external_txrx_handle = txrx_handle;
  11069. }
  11070. /**
  11071. * dp_soc_map_pdev_to_lmac() - Save pdev_id to lmac_id mapping
  11072. * @soc_hdl: datapath soc handle
  11073. * @pdev_id: id of the datapath pdev handle
  11074. * @lmac_id: lmac id
  11075. *
  11076. * Return: QDF_STATUS
  11077. */
  11078. static QDF_STATUS
  11079. dp_soc_map_pdev_to_lmac
  11080. (struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  11081. uint32_t lmac_id)
  11082. {
  11083. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11084. wlan_cfg_set_hw_mac_idx(soc->wlan_cfg_ctx,
  11085. pdev_id,
  11086. lmac_id);
  11087. /*Set host PDEV ID for lmac_id*/
  11088. wlan_cfg_set_pdev_idx(soc->wlan_cfg_ctx,
  11089. pdev_id,
  11090. lmac_id);
  11091. return QDF_STATUS_SUCCESS;
  11092. }
  11093. /**
  11094. * dp_soc_handle_pdev_mode_change() - Update pdev to lmac mapping
  11095. * @soc_hdl: datapath soc handle
  11096. * @pdev_id: id of the datapath pdev handle
  11097. * @lmac_id: lmac id
  11098. *
  11099. * In the event of a dynamic mode change, update the pdev to lmac mapping
  11100. *
  11101. * Return: QDF_STATUS
  11102. */
  11103. static QDF_STATUS
  11104. dp_soc_handle_pdev_mode_change
  11105. (struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  11106. uint32_t lmac_id)
  11107. {
  11108. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11109. struct dp_vdev *vdev = NULL;
  11110. uint8_t hw_pdev_id, mac_id;
  11111. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc,
  11112. pdev_id);
  11113. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  11114. if (qdf_unlikely(!pdev))
  11115. return QDF_STATUS_E_FAILURE;
  11116. pdev->lmac_id = lmac_id;
  11117. pdev->target_pdev_id =
  11118. dp_calculate_target_pdev_id_from_host_pdev_id(soc, pdev_id);
  11119. dp_info(" mode change %d %d\n", pdev->pdev_id, pdev->lmac_id);
  11120. /*Set host PDEV ID for lmac_id*/
  11121. wlan_cfg_set_pdev_idx(soc->wlan_cfg_ctx,
  11122. pdev->pdev_id,
  11123. lmac_id);
  11124. hw_pdev_id =
  11125. dp_get_target_pdev_id_for_host_pdev_id(soc,
  11126. pdev->pdev_id);
  11127. /*
  11128. * When NSS offload is enabled, send pdev_id->lmac_id
  11129. * and pdev_id to hw_pdev_id to NSS FW
  11130. */
  11131. if (nss_config) {
  11132. mac_id = pdev->lmac_id;
  11133. if (soc->cdp_soc.ol_ops->pdev_update_lmac_n_target_pdev_id)
  11134. soc->cdp_soc.ol_ops->
  11135. pdev_update_lmac_n_target_pdev_id(
  11136. soc->ctrl_psoc,
  11137. &pdev_id, &mac_id, &hw_pdev_id);
  11138. }
  11139. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  11140. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  11141. DP_TX_TCL_METADATA_PDEV_ID_SET(vdev->htt_tcl_metadata,
  11142. hw_pdev_id);
  11143. vdev->lmac_id = pdev->lmac_id;
  11144. }
  11145. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  11146. return QDF_STATUS_SUCCESS;
  11147. }
  11148. /**
  11149. * dp_soc_set_pdev_status_down() - set pdev down/up status
  11150. * @soc: datapath soc handle
  11151. * @pdev_id: id of datapath pdev handle
  11152. * @is_pdev_down: pdev down/up status
  11153. *
  11154. * Return: QDF_STATUS
  11155. */
  11156. static QDF_STATUS
  11157. dp_soc_set_pdev_status_down(struct cdp_soc_t *soc, uint8_t pdev_id,
  11158. bool is_pdev_down)
  11159. {
  11160. struct dp_pdev *pdev =
  11161. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  11162. pdev_id);
  11163. if (!pdev)
  11164. return QDF_STATUS_E_FAILURE;
  11165. pdev->is_pdev_down = is_pdev_down;
  11166. return QDF_STATUS_SUCCESS;
  11167. }
  11168. /**
  11169. * dp_get_cfg_capabilities() - get dp capabilities
  11170. * @soc_handle: datapath soc handle
  11171. * @dp_caps: enum for dp capabilities
  11172. *
  11173. * Return: bool to determine if dp caps is enabled
  11174. */
  11175. static bool
  11176. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  11177. enum cdp_capabilities dp_caps)
  11178. {
  11179. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11180. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  11181. }
  11182. #ifdef FEATURE_AST
  11183. static QDF_STATUS
  11184. dp_peer_teardown_wifi3(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  11185. uint8_t *peer_mac)
  11186. {
  11187. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11188. QDF_STATUS status = QDF_STATUS_SUCCESS;
  11189. struct dp_peer *peer =
  11190. dp_peer_find_hash_find(soc, peer_mac, 0, vdev_id,
  11191. DP_MOD_ID_CDP);
  11192. /* Peer can be null for monitor vap mac address */
  11193. if (!peer) {
  11194. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  11195. "%s: Invalid peer\n", __func__);
  11196. return QDF_STATUS_E_FAILURE;
  11197. }
  11198. dp_peer_update_state(soc, peer, DP_PEER_STATE_LOGICAL_DELETE);
  11199. qdf_spin_lock_bh(&soc->ast_lock);
  11200. dp_peer_send_wds_disconnect(soc, peer);
  11201. dp_peer_delete_ast_entries(soc, peer);
  11202. qdf_spin_unlock_bh(&soc->ast_lock);
  11203. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11204. return status;
  11205. }
  11206. #endif
  11207. #ifndef WLAN_SUPPORT_RX_TAG_STATISTICS
  11208. /**
  11209. * dp_dump_pdev_rx_protocol_tag_stats - dump the number of packets tagged for
  11210. * given protocol type (RX_PROTOCOL_TAG_ALL indicates for all protocol)
  11211. * @soc: cdp_soc handle
  11212. * @pdev_id: id of cdp_pdev handle
  11213. * @protocol_type: protocol type for which stats should be displayed
  11214. *
  11215. * Return: none
  11216. */
  11217. static inline void
  11218. dp_dump_pdev_rx_protocol_tag_stats(struct cdp_soc_t *soc, uint8_t pdev_id,
  11219. uint16_t protocol_type)
  11220. {
  11221. }
  11222. #endif /* WLAN_SUPPORT_RX_TAG_STATISTICS */
  11223. #ifndef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  11224. /**
  11225. * dp_update_pdev_rx_protocol_tag() - Add/remove a protocol tag that should be
  11226. * applied to the desired protocol type packets
  11227. * @soc: soc handle
  11228. * @pdev_id: id of cdp_pdev handle
  11229. * @enable_rx_protocol_tag: bitmask that indicates what protocol types
  11230. * are enabled for tagging. zero indicates disable feature, non-zero indicates
  11231. * enable feature
  11232. * @protocol_type: new protocol type for which the tag is being added
  11233. * @tag: user configured tag for the new protocol
  11234. *
  11235. * Return: Success
  11236. */
  11237. static inline QDF_STATUS
  11238. dp_update_pdev_rx_protocol_tag(struct cdp_soc_t *soc, uint8_t pdev_id,
  11239. uint32_t enable_rx_protocol_tag,
  11240. uint16_t protocol_type,
  11241. uint16_t tag)
  11242. {
  11243. return QDF_STATUS_SUCCESS;
  11244. }
  11245. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  11246. #ifndef WLAN_SUPPORT_RX_FLOW_TAG
  11247. /**
  11248. * dp_set_rx_flow_tag() - add/delete a flow
  11249. * @cdp_soc: CDP soc handle
  11250. * @pdev_id: id of cdp_pdev handle
  11251. * @flow_info: flow tuple that is to be added to/deleted from flow search table
  11252. *
  11253. * Return: Success
  11254. */
  11255. static inline QDF_STATUS
  11256. dp_set_rx_flow_tag(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  11257. struct cdp_rx_flow_info *flow_info)
  11258. {
  11259. return QDF_STATUS_SUCCESS;
  11260. }
  11261. /**
  11262. * dp_dump_rx_flow_tag_stats() - dump the number of packets tagged for
  11263. * given flow 5-tuple
  11264. * @cdp_soc: soc handle
  11265. * @pdev_id: id of cdp_pdev handle
  11266. * @flow_info: flow 5-tuple for which stats should be displayed
  11267. *
  11268. * Return: Success
  11269. */
  11270. static inline QDF_STATUS
  11271. dp_dump_rx_flow_tag_stats(struct cdp_soc_t *cdp_soc, uint8_t pdev_id,
  11272. struct cdp_rx_flow_info *flow_info)
  11273. {
  11274. return QDF_STATUS_SUCCESS;
  11275. }
  11276. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  11277. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  11278. uint32_t max_peers,
  11279. uint32_t max_ast_index,
  11280. uint8_t peer_map_unmap_versions)
  11281. {
  11282. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11283. QDF_STATUS status;
  11284. soc->max_peers = max_peers;
  11285. wlan_cfg_set_max_ast_idx(soc->wlan_cfg_ctx, max_ast_index);
  11286. status = soc->arch_ops.txrx_peer_map_attach(soc);
  11287. if (!QDF_IS_STATUS_SUCCESS(status)) {
  11288. dp_err("failure in allocating peer tables");
  11289. return QDF_STATUS_E_FAILURE;
  11290. }
  11291. dp_info("max_peers %u, calculated max_peers %u max_ast_index: %u\n",
  11292. max_peers, soc->max_peer_id, max_ast_index);
  11293. status = dp_peer_find_attach(soc);
  11294. if (!QDF_IS_STATUS_SUCCESS(status)) {
  11295. dp_err("Peer find attach failure");
  11296. goto fail;
  11297. }
  11298. soc->peer_map_unmap_versions = peer_map_unmap_versions;
  11299. soc->peer_map_attach_success = TRUE;
  11300. return QDF_STATUS_SUCCESS;
  11301. fail:
  11302. soc->arch_ops.txrx_peer_map_detach(soc);
  11303. return status;
  11304. }
  11305. static QDF_STATUS dp_soc_set_param(struct cdp_soc_t *soc_hdl,
  11306. enum cdp_soc_param_t param,
  11307. uint32_t value)
  11308. {
  11309. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11310. switch (param) {
  11311. case DP_SOC_PARAM_MSDU_EXCEPTION_DESC:
  11312. soc->num_msdu_exception_desc = value;
  11313. dp_info("num_msdu exception_desc %u",
  11314. value);
  11315. break;
  11316. case DP_SOC_PARAM_CMEM_FSE_SUPPORT:
  11317. if (wlan_cfg_is_fst_in_cmem_enabled(soc->wlan_cfg_ctx))
  11318. soc->fst_in_cmem = !!value;
  11319. dp_info("FW supports CMEM FSE %u", value);
  11320. break;
  11321. case DP_SOC_PARAM_MAX_AST_AGEOUT:
  11322. soc->max_ast_ageout_count = value;
  11323. dp_info("Max ast ageout count %u", soc->max_ast_ageout_count);
  11324. break;
  11325. case DP_SOC_PARAM_EAPOL_OVER_CONTROL_PORT:
  11326. soc->eapol_over_control_port = value;
  11327. dp_info("Eapol over control_port:%d",
  11328. soc->eapol_over_control_port);
  11329. break;
  11330. case DP_SOC_PARAM_MULTI_PEER_GRP_CMD_SUPPORT:
  11331. soc->multi_peer_grp_cmd_supported = value;
  11332. dp_info("Multi Peer group command support:%d",
  11333. soc->multi_peer_grp_cmd_supported);
  11334. break;
  11335. case DP_SOC_PARAM_RSSI_DBM_CONV_SUPPORT:
  11336. soc->features.rssi_dbm_conv_support = value;
  11337. dp_info("Rssi dbm conversion support:%u",
  11338. soc->features.rssi_dbm_conv_support);
  11339. break;
  11340. case DP_SOC_PARAM_UMAC_HW_RESET_SUPPORT:
  11341. soc->features.umac_hw_reset_support = value;
  11342. dp_info("UMAC HW reset support :%u",
  11343. soc->features.umac_hw_reset_support);
  11344. break;
  11345. default:
  11346. dp_info("not handled param %d ", param);
  11347. break;
  11348. }
  11349. return QDF_STATUS_SUCCESS;
  11350. }
  11351. static void dp_soc_set_rate_stats_ctx(struct cdp_soc_t *soc_handle,
  11352. void *stats_ctx)
  11353. {
  11354. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11355. soc->rate_stats_ctx = (struct cdp_soc_rate_stats_ctx *)stats_ctx;
  11356. }
  11357. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  11358. /**
  11359. * dp_peer_flush_rate_stats_req() - Flush peer rate stats
  11360. * @soc: Datapath SOC handle
  11361. * @peer: Datapath peer
  11362. * @arg: argument to iter function
  11363. *
  11364. * Return: QDF_STATUS
  11365. */
  11366. static void
  11367. dp_peer_flush_rate_stats_req(struct dp_soc *soc, struct dp_peer *peer,
  11368. void *arg)
  11369. {
  11370. if (peer->bss_peer)
  11371. return;
  11372. dp_wdi_event_handler(
  11373. WDI_EVENT_FLUSH_RATE_STATS_REQ,
  11374. soc, dp_monitor_peer_get_peerstats_ctx(soc, peer),
  11375. peer->peer_id,
  11376. WDI_NO_VAL, peer->vdev->pdev->pdev_id);
  11377. }
  11378. /**
  11379. * dp_flush_rate_stats_req() - Flush peer rate stats in pdev
  11380. * @soc_hdl: Datapath SOC handle
  11381. * @pdev_id: pdev_id
  11382. *
  11383. * Return: QDF_STATUS
  11384. */
  11385. static QDF_STATUS dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  11386. uint8_t pdev_id)
  11387. {
  11388. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11389. struct dp_pdev *pdev =
  11390. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  11391. pdev_id);
  11392. if (!pdev)
  11393. return QDF_STATUS_E_FAILURE;
  11394. dp_pdev_iterate_peer(pdev, dp_peer_flush_rate_stats_req, NULL,
  11395. DP_MOD_ID_CDP);
  11396. return QDF_STATUS_SUCCESS;
  11397. }
  11398. #else
  11399. static inline QDF_STATUS
  11400. dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  11401. uint8_t pdev_id)
  11402. {
  11403. return QDF_STATUS_SUCCESS;
  11404. }
  11405. #endif
  11406. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  11407. #ifdef WLAN_FEATURE_11BE_MLO
  11408. /**
  11409. * dp_get_peer_extd_rate_link_stats() - function to get peer
  11410. * extended rate and link stats
  11411. * @soc_hdl: dp soc handler
  11412. * @mac_addr: mac address of peer
  11413. *
  11414. * Return: QDF_STATUS
  11415. */
  11416. static QDF_STATUS
  11417. dp_get_peer_extd_rate_link_stats(struct cdp_soc_t *soc_hdl, uint8_t *mac_addr)
  11418. {
  11419. uint8_t i;
  11420. struct dp_peer *link_peer;
  11421. struct dp_soc *link_peer_soc;
  11422. struct dp_mld_link_peers link_peers_info;
  11423. struct dp_peer *peer = NULL;
  11424. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11425. struct cdp_peer_info peer_info = { 0 };
  11426. if (!mac_addr) {
  11427. dp_err("NULL peer mac addr\n");
  11428. return QDF_STATUS_E_FAILURE;
  11429. }
  11430. DP_PEER_INFO_PARAMS_INIT(&peer_info, DP_VDEV_ALL, mac_addr, false,
  11431. CDP_WILD_PEER_TYPE);
  11432. peer = dp_peer_hash_find_wrapper(soc, &peer_info, DP_MOD_ID_CDP);
  11433. if (!peer) {
  11434. dp_err("Invalid peer\n");
  11435. return QDF_STATUS_E_FAILURE;
  11436. }
  11437. if (IS_MLO_DP_MLD_PEER(peer)) {
  11438. dp_get_link_peers_ref_from_mld_peer(soc, peer,
  11439. &link_peers_info,
  11440. DP_MOD_ID_CDP);
  11441. for (i = 0; i < link_peers_info.num_links; i++) {
  11442. link_peer = link_peers_info.link_peers[i];
  11443. link_peer_soc = link_peer->vdev->pdev->soc;
  11444. dp_wdi_event_handler(WDI_EVENT_FLUSH_RATE_STATS_REQ,
  11445. link_peer_soc,
  11446. dp_monitor_peer_get_peerstats_ctx
  11447. (link_peer_soc, link_peer),
  11448. link_peer->peer_id,
  11449. WDI_NO_VAL,
  11450. link_peer->vdev->pdev->pdev_id);
  11451. }
  11452. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_CDP);
  11453. } else {
  11454. dp_wdi_event_handler(
  11455. WDI_EVENT_FLUSH_RATE_STATS_REQ, soc,
  11456. dp_monitor_peer_get_peerstats_ctx(soc, peer),
  11457. peer->peer_id,
  11458. WDI_NO_VAL, peer->vdev->pdev->pdev_id);
  11459. }
  11460. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11461. return QDF_STATUS_SUCCESS;
  11462. }
  11463. #else
  11464. static QDF_STATUS
  11465. dp_get_peer_extd_rate_link_stats(struct cdp_soc_t *soc_hdl, uint8_t *mac_addr)
  11466. {
  11467. struct dp_peer *peer = NULL;
  11468. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11469. if (!mac_addr) {
  11470. dp_err("NULL peer mac addr\n");
  11471. return QDF_STATUS_E_FAILURE;
  11472. }
  11473. peer = dp_peer_find_hash_find(soc, mac_addr, 0,
  11474. DP_VDEV_ALL, DP_MOD_ID_CDP);
  11475. if (!peer) {
  11476. dp_err("Invalid peer\n");
  11477. return QDF_STATUS_E_FAILURE;
  11478. }
  11479. dp_wdi_event_handler(
  11480. WDI_EVENT_FLUSH_RATE_STATS_REQ, soc,
  11481. dp_monitor_peer_get_peerstats_ctx(soc, peer),
  11482. peer->peer_id,
  11483. WDI_NO_VAL, peer->vdev->pdev->pdev_id);
  11484. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11485. return QDF_STATUS_SUCCESS;
  11486. }
  11487. #endif
  11488. #else
  11489. static inline QDF_STATUS
  11490. dp_get_peer_extd_rate_link_stats(struct cdp_soc_t *soc_hdl, uint8_t *mac_addr)
  11491. {
  11492. return QDF_STATUS_SUCCESS;
  11493. }
  11494. #endif
  11495. static void *dp_peer_get_peerstats_ctx(struct cdp_soc_t *soc_hdl,
  11496. uint8_t vdev_id,
  11497. uint8_t *mac_addr)
  11498. {
  11499. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  11500. struct dp_peer *peer;
  11501. void *peerstats_ctx = NULL;
  11502. if (mac_addr) {
  11503. peer = dp_peer_find_hash_find(soc, mac_addr,
  11504. 0, vdev_id,
  11505. DP_MOD_ID_CDP);
  11506. if (!peer)
  11507. return NULL;
  11508. if (!IS_MLO_DP_MLD_PEER(peer))
  11509. peerstats_ctx = dp_monitor_peer_get_peerstats_ctx(soc,
  11510. peer);
  11511. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  11512. }
  11513. return peerstats_ctx;
  11514. }
  11515. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  11516. static QDF_STATUS dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  11517. uint8_t pdev_id,
  11518. void *buf)
  11519. {
  11520. dp_wdi_event_handler(WDI_EVENT_PEER_FLUSH_RATE_STATS,
  11521. (struct dp_soc *)soc, buf, HTT_INVALID_PEER,
  11522. WDI_NO_VAL, pdev_id);
  11523. return QDF_STATUS_SUCCESS;
  11524. }
  11525. #else
  11526. static inline QDF_STATUS
  11527. dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  11528. uint8_t pdev_id,
  11529. void *buf)
  11530. {
  11531. return QDF_STATUS_SUCCESS;
  11532. }
  11533. #endif
  11534. static void *dp_soc_get_rate_stats_ctx(struct cdp_soc_t *soc_handle)
  11535. {
  11536. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11537. return soc->rate_stats_ctx;
  11538. }
  11539. /**
  11540. * dp_get_cfg() - get dp cfg
  11541. * @soc: cdp soc handle
  11542. * @cfg: cfg enum
  11543. *
  11544. * Return: cfg value
  11545. */
  11546. static uint32_t dp_get_cfg(struct cdp_soc_t *soc, enum cdp_dp_cfg cfg)
  11547. {
  11548. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  11549. uint32_t value = 0;
  11550. switch (cfg) {
  11551. case cfg_dp_enable_data_stall:
  11552. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  11553. break;
  11554. case cfg_dp_enable_p2p_ip_tcp_udp_checksum_offload:
  11555. value = dpsoc->wlan_cfg_ctx->p2p_tcp_udp_checksumoffload;
  11556. break;
  11557. case cfg_dp_enable_nan_ip_tcp_udp_checksum_offload:
  11558. value = dpsoc->wlan_cfg_ctx->nan_tcp_udp_checksumoffload;
  11559. break;
  11560. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  11561. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  11562. break;
  11563. case cfg_dp_disable_legacy_mode_csum_offload:
  11564. value = dpsoc->wlan_cfg_ctx->
  11565. legacy_mode_checksumoffload_disable;
  11566. break;
  11567. case cfg_dp_tso_enable:
  11568. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  11569. break;
  11570. case cfg_dp_lro_enable:
  11571. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  11572. break;
  11573. case cfg_dp_gro_enable:
  11574. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  11575. break;
  11576. case cfg_dp_tc_based_dyn_gro_enable:
  11577. value = dpsoc->wlan_cfg_ctx->tc_based_dynamic_gro;
  11578. break;
  11579. case cfg_dp_tc_ingress_prio:
  11580. value = dpsoc->wlan_cfg_ctx->tc_ingress_prio;
  11581. break;
  11582. case cfg_dp_sg_enable:
  11583. value = dpsoc->wlan_cfg_ctx->sg_enabled;
  11584. break;
  11585. case cfg_dp_tx_flow_start_queue_offset:
  11586. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  11587. break;
  11588. case cfg_dp_tx_flow_stop_queue_threshold:
  11589. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  11590. break;
  11591. case cfg_dp_disable_intra_bss_fwd:
  11592. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  11593. break;
  11594. case cfg_dp_pktlog_buffer_size:
  11595. value = dpsoc->wlan_cfg_ctx->pktlog_buffer_size;
  11596. break;
  11597. case cfg_dp_wow_check_rx_pending:
  11598. value = dpsoc->wlan_cfg_ctx->wow_check_rx_pending_enable;
  11599. break;
  11600. default:
  11601. value = 0;
  11602. }
  11603. return value;
  11604. }
  11605. #ifdef PEER_FLOW_CONTROL
  11606. /**
  11607. * dp_tx_flow_ctrl_configure_pdev() - Configure flow control params
  11608. * @soc_handle: datapath soc handle
  11609. * @pdev_id: id of datapath pdev handle
  11610. * @param: ol ath params
  11611. * @value: value of the flag
  11612. * @buff: Buffer to be passed
  11613. *
  11614. * Implemented this function same as legacy function. In legacy code, single
  11615. * function is used to display stats and update pdev params.
  11616. *
  11617. * Return: 0 for success. nonzero for failure.
  11618. */
  11619. static uint32_t dp_tx_flow_ctrl_configure_pdev(struct cdp_soc_t *soc_handle,
  11620. uint8_t pdev_id,
  11621. enum _dp_param_t param,
  11622. uint32_t value, void *buff)
  11623. {
  11624. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11625. struct dp_pdev *pdev =
  11626. dp_get_pdev_from_soc_pdev_id_wifi3((struct dp_soc *)soc,
  11627. pdev_id);
  11628. if (qdf_unlikely(!pdev))
  11629. return 1;
  11630. soc = pdev->soc;
  11631. if (!soc)
  11632. return 1;
  11633. switch (param) {
  11634. #ifdef QCA_ENH_V3_STATS_SUPPORT
  11635. case DP_PARAM_VIDEO_DELAY_STATS_FC:
  11636. if (value)
  11637. pdev->delay_stats_flag = true;
  11638. else
  11639. pdev->delay_stats_flag = false;
  11640. break;
  11641. case DP_PARAM_VIDEO_STATS_FC:
  11642. qdf_print("------- TID Stats ------\n");
  11643. dp_pdev_print_tid_stats(pdev);
  11644. qdf_print("------ Delay Stats ------\n");
  11645. dp_pdev_print_delay_stats(pdev);
  11646. qdf_print("------ Rx Error Stats ------\n");
  11647. dp_pdev_print_rx_error_stats(pdev);
  11648. break;
  11649. #endif
  11650. case DP_PARAM_TOTAL_Q_SIZE:
  11651. {
  11652. uint32_t tx_min, tx_max;
  11653. tx_min = wlan_cfg_get_min_tx_desc(soc->wlan_cfg_ctx);
  11654. tx_max = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  11655. if (!buff) {
  11656. if ((value >= tx_min) && (value <= tx_max)) {
  11657. pdev->num_tx_allowed = value;
  11658. } else {
  11659. dp_tx_info("%pK: Failed to update num_tx_allowed, Q_min = %d Q_max = %d",
  11660. soc, tx_min, tx_max);
  11661. break;
  11662. }
  11663. } else {
  11664. *(int *)buff = pdev->num_tx_allowed;
  11665. }
  11666. }
  11667. break;
  11668. default:
  11669. dp_tx_info("%pK: not handled param %d ", soc, param);
  11670. break;
  11671. }
  11672. return 0;
  11673. }
  11674. #endif
  11675. /**
  11676. * dp_set_pdev_pcp_tid_map_wifi3() - update pcp tid map in pdev
  11677. * @psoc: dp soc handle
  11678. * @pdev_id: id of DP_PDEV handle
  11679. * @pcp: pcp value
  11680. * @tid: tid value passed by the user
  11681. *
  11682. * Return: QDF_STATUS_SUCCESS on success
  11683. */
  11684. static QDF_STATUS dp_set_pdev_pcp_tid_map_wifi3(ol_txrx_soc_handle psoc,
  11685. uint8_t pdev_id,
  11686. uint8_t pcp, uint8_t tid)
  11687. {
  11688. struct dp_soc *soc = (struct dp_soc *)psoc;
  11689. soc->pcp_tid_map[pcp] = tid;
  11690. hal_tx_update_pcp_tid_map(soc->hal_soc, pcp, tid);
  11691. return QDF_STATUS_SUCCESS;
  11692. }
  11693. /**
  11694. * dp_set_vdev_pcp_tid_map_wifi3() - update pcp tid map in vdev
  11695. * @soc_hdl: DP soc handle
  11696. * @vdev_id: id of DP_VDEV handle
  11697. * @pcp: pcp value
  11698. * @tid: tid value passed by the user
  11699. *
  11700. * Return: QDF_STATUS_SUCCESS on success
  11701. */
  11702. static QDF_STATUS dp_set_vdev_pcp_tid_map_wifi3(struct cdp_soc_t *soc_hdl,
  11703. uint8_t vdev_id,
  11704. uint8_t pcp, uint8_t tid)
  11705. {
  11706. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  11707. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  11708. DP_MOD_ID_CDP);
  11709. if (!vdev)
  11710. return QDF_STATUS_E_FAILURE;
  11711. vdev->pcp_tid_map[pcp] = tid;
  11712. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  11713. return QDF_STATUS_SUCCESS;
  11714. }
  11715. #if defined(FEATURE_RUNTIME_PM) || defined(DP_POWER_SAVE)
  11716. static void dp_drain_txrx(struct cdp_soc_t *soc_handle)
  11717. {
  11718. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  11719. uint32_t cur_tx_limit, cur_rx_limit;
  11720. uint32_t budget = 0xffff;
  11721. uint32_t val;
  11722. int i;
  11723. int cpu = dp_srng_get_cpu();
  11724. cur_tx_limit = soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit;
  11725. cur_rx_limit = soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit;
  11726. /* Temporarily increase soft irq limits when going to drain
  11727. * the UMAC/LMAC SRNGs and restore them after polling.
  11728. * Though the budget is on higher side, the TX/RX reaping loops
  11729. * will not execute longer as both TX and RX would be suspended
  11730. * by the time this API is called.
  11731. */
  11732. dp_update_soft_irq_limits(soc, budget, budget);
  11733. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  11734. dp_service_srngs(&soc->intr_ctx[i], budget, cpu);
  11735. dp_update_soft_irq_limits(soc, cur_tx_limit, cur_rx_limit);
  11736. /* Do a dummy read at offset 0; this will ensure all
  11737. * pendings writes(HP/TP) are flushed before read returns.
  11738. */
  11739. val = HAL_REG_READ((struct hal_soc *)soc->hal_soc, 0);
  11740. dp_debug("Register value at offset 0: %u\n", val);
  11741. }
  11742. #endif
  11743. #ifdef DP_UMAC_HW_RESET_SUPPORT
  11744. /**
  11745. * dp_reset_interrupt_ring_masks() - Reset rx interrupt masks
  11746. * @soc: dp soc handle
  11747. *
  11748. * Return: void
  11749. */
  11750. static void dp_reset_interrupt_ring_masks(struct dp_soc *soc)
  11751. {
  11752. struct dp_intr_bkp *intr_bkp;
  11753. struct dp_intr *intr_ctx;
  11754. int num_ctxt = wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx);
  11755. int i;
  11756. intr_bkp =
  11757. (struct dp_intr_bkp *)qdf_mem_malloc_atomic(sizeof(struct dp_intr_bkp) *
  11758. num_ctxt);
  11759. qdf_assert_always(intr_bkp);
  11760. soc->umac_reset_ctx.intr_ctx_bkp = intr_bkp;
  11761. for (i = 0; i < num_ctxt; i++) {
  11762. intr_ctx = &soc->intr_ctx[i];
  11763. intr_bkp->tx_ring_mask = intr_ctx->tx_ring_mask;
  11764. intr_bkp->rx_ring_mask = intr_ctx->rx_ring_mask;
  11765. intr_bkp->rx_mon_ring_mask = intr_ctx->rx_mon_ring_mask;
  11766. intr_bkp->rx_err_ring_mask = intr_ctx->rx_err_ring_mask;
  11767. intr_bkp->rx_wbm_rel_ring_mask = intr_ctx->rx_wbm_rel_ring_mask;
  11768. intr_bkp->reo_status_ring_mask = intr_ctx->reo_status_ring_mask;
  11769. intr_bkp->rxdma2host_ring_mask = intr_ctx->rxdma2host_ring_mask;
  11770. intr_bkp->host2rxdma_ring_mask = intr_ctx->host2rxdma_ring_mask;
  11771. intr_bkp->host2rxdma_mon_ring_mask =
  11772. intr_ctx->host2rxdma_mon_ring_mask;
  11773. intr_bkp->tx_mon_ring_mask = intr_ctx->tx_mon_ring_mask;
  11774. intr_ctx->tx_ring_mask = 0;
  11775. intr_ctx->rx_ring_mask = 0;
  11776. intr_ctx->rx_mon_ring_mask = 0;
  11777. intr_ctx->rx_err_ring_mask = 0;
  11778. intr_ctx->rx_wbm_rel_ring_mask = 0;
  11779. intr_ctx->reo_status_ring_mask = 0;
  11780. intr_ctx->rxdma2host_ring_mask = 0;
  11781. intr_ctx->host2rxdma_ring_mask = 0;
  11782. intr_ctx->host2rxdma_mon_ring_mask = 0;
  11783. intr_ctx->tx_mon_ring_mask = 0;
  11784. intr_bkp++;
  11785. }
  11786. }
  11787. /**
  11788. * dp_restore_interrupt_ring_masks() - Restore rx interrupt masks
  11789. * @soc: dp soc handle
  11790. *
  11791. * Return: void
  11792. */
  11793. static void dp_restore_interrupt_ring_masks(struct dp_soc *soc)
  11794. {
  11795. struct dp_intr_bkp *intr_bkp = soc->umac_reset_ctx.intr_ctx_bkp;
  11796. struct dp_intr_bkp *intr_bkp_base = intr_bkp;
  11797. struct dp_intr *intr_ctx;
  11798. int num_ctxt = wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx);
  11799. int i;
  11800. qdf_assert_always(intr_bkp);
  11801. for (i = 0; i < num_ctxt; i++) {
  11802. intr_ctx = &soc->intr_ctx[i];
  11803. intr_ctx->tx_ring_mask = intr_bkp->tx_ring_mask;
  11804. intr_ctx->rx_ring_mask = intr_bkp->rx_ring_mask;
  11805. intr_ctx->rx_mon_ring_mask = intr_bkp->rx_mon_ring_mask;
  11806. intr_ctx->rx_err_ring_mask = intr_bkp->rx_err_ring_mask;
  11807. intr_ctx->rx_wbm_rel_ring_mask = intr_bkp->rx_wbm_rel_ring_mask;
  11808. intr_ctx->reo_status_ring_mask = intr_bkp->reo_status_ring_mask;
  11809. intr_ctx->rxdma2host_ring_mask = intr_bkp->rxdma2host_ring_mask;
  11810. intr_ctx->host2rxdma_ring_mask = intr_bkp->host2rxdma_ring_mask;
  11811. intr_ctx->host2rxdma_mon_ring_mask =
  11812. intr_bkp->host2rxdma_mon_ring_mask;
  11813. intr_ctx->tx_mon_ring_mask = intr_bkp->tx_mon_ring_mask;
  11814. intr_bkp++;
  11815. }
  11816. qdf_mem_free(intr_bkp_base);
  11817. soc->umac_reset_ctx.intr_ctx_bkp = NULL;
  11818. }
  11819. /**
  11820. * dp_resume_tx_hardstart() - Restore the old Tx hardstart functions
  11821. * @soc: dp soc handle
  11822. *
  11823. * Return: void
  11824. */
  11825. static void dp_resume_tx_hardstart(struct dp_soc *soc)
  11826. {
  11827. struct dp_vdev *vdev;
  11828. struct ol_txrx_hardtart_ctxt ctxt = {0};
  11829. struct cdp_ctrl_objmgr_psoc *psoc = soc->ctrl_psoc;
  11830. int i;
  11831. for (i = 0; i < MAX_PDEV_CNT; i++) {
  11832. struct dp_pdev *pdev = soc->pdev_list[i];
  11833. if (!pdev)
  11834. continue;
  11835. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  11836. uint8_t vdev_id = vdev->vdev_id;
  11837. dp_vdev_fetch_tx_handler(vdev, soc, &ctxt);
  11838. soc->cdp_soc.ol_ops->dp_update_tx_hardstart(psoc,
  11839. vdev_id,
  11840. &ctxt);
  11841. }
  11842. }
  11843. }
  11844. /**
  11845. * dp_pause_tx_hardstart() - Register Tx hardstart functions to drop packets
  11846. * @soc: dp soc handle
  11847. *
  11848. * Return: void
  11849. */
  11850. static void dp_pause_tx_hardstart(struct dp_soc *soc)
  11851. {
  11852. struct dp_vdev *vdev;
  11853. struct ol_txrx_hardtart_ctxt ctxt;
  11854. struct cdp_ctrl_objmgr_psoc *psoc = soc->ctrl_psoc;
  11855. int i;
  11856. ctxt.tx = &dp_tx_drop;
  11857. ctxt.tx_fast = &dp_tx_drop;
  11858. ctxt.tx_exception = &dp_tx_exc_drop;
  11859. for (i = 0; i < MAX_PDEV_CNT; i++) {
  11860. struct dp_pdev *pdev = soc->pdev_list[i];
  11861. if (!pdev)
  11862. continue;
  11863. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  11864. uint8_t vdev_id = vdev->vdev_id;
  11865. soc->cdp_soc.ol_ops->dp_update_tx_hardstart(psoc,
  11866. vdev_id,
  11867. &ctxt);
  11868. }
  11869. }
  11870. }
  11871. /**
  11872. * dp_unregister_notify_umac_pre_reset_fw_callback() - unregister notify_fw_cb
  11873. * @soc: dp soc handle
  11874. *
  11875. * Return: void
  11876. */
  11877. static inline
  11878. void dp_unregister_notify_umac_pre_reset_fw_callback(struct dp_soc *soc)
  11879. {
  11880. soc->notify_fw_callback = NULL;
  11881. }
  11882. /**
  11883. * dp_check_n_notify_umac_prereset_done() - Send pre reset done to firmware
  11884. * @soc: dp soc handle
  11885. *
  11886. * Return: void
  11887. */
  11888. static inline
  11889. void dp_check_n_notify_umac_prereset_done(struct dp_soc *soc)
  11890. {
  11891. /* Some Cpu(s) is processing the umac rings*/
  11892. if (soc->service_rings_running)
  11893. return;
  11894. /* Notify the firmware that Umac pre reset is complete */
  11895. dp_umac_reset_notify_action_completion(soc,
  11896. UMAC_RESET_ACTION_DO_PRE_RESET);
  11897. /* Unregister the callback */
  11898. dp_unregister_notify_umac_pre_reset_fw_callback(soc);
  11899. }
  11900. /**
  11901. * dp_register_notify_umac_pre_reset_fw_callback() - register notify_fw_cb
  11902. * @soc: dp soc handle
  11903. *
  11904. * Return: void
  11905. */
  11906. static inline
  11907. void dp_register_notify_umac_pre_reset_fw_callback(struct dp_soc *soc)
  11908. {
  11909. soc->notify_fw_callback = dp_check_n_notify_umac_prereset_done;
  11910. }
  11911. #ifdef DP_UMAC_HW_HARD_RESET
  11912. /**
  11913. * dp_set_umac_regs() - Reinitialize host umac registers
  11914. * @soc: dp soc handle
  11915. *
  11916. * Return: void
  11917. */
  11918. static void dp_set_umac_regs(struct dp_soc *soc)
  11919. {
  11920. int i;
  11921. struct hal_reo_params reo_params;
  11922. qdf_mem_zero(&reo_params, sizeof(reo_params));
  11923. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  11924. if (soc->arch_ops.reo_remap_config(soc, &reo_params.remap0,
  11925. &reo_params.remap1,
  11926. &reo_params.remap2))
  11927. reo_params.rx_hash_enabled = true;
  11928. else
  11929. reo_params.rx_hash_enabled = false;
  11930. }
  11931. reo_params.reo_qref = &soc->reo_qref;
  11932. hal_reo_setup(soc->hal_soc, &reo_params, 0);
  11933. soc->arch_ops.dp_cc_reg_cfg_init(soc, true);
  11934. for (i = 0; i < PCP_TID_MAP_MAX; i++)
  11935. hal_tx_update_pcp_tid_map(soc->hal_soc, soc->pcp_tid_map[i], i);
  11936. for (i = 0; i < MAX_PDEV_CNT; i++) {
  11937. struct dp_vdev *vdev = NULL;
  11938. struct dp_pdev *pdev = soc->pdev_list[i];
  11939. if (!pdev)
  11940. continue;
  11941. for (i = 0; i < soc->num_hw_dscp_tid_map; i++)
  11942. hal_tx_set_dscp_tid_map(soc->hal_soc,
  11943. pdev->dscp_tid_map[i], i);
  11944. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  11945. soc->arch_ops.dp_bank_reconfig(soc, vdev);
  11946. soc->arch_ops.dp_reconfig_tx_vdev_mcast_ctrl(soc,
  11947. vdev);
  11948. }
  11949. }
  11950. }
  11951. #else
  11952. static void dp_set_umac_regs(struct dp_soc *soc)
  11953. {
  11954. }
  11955. #endif
  11956. /**
  11957. * dp_reinit_rings() - Reinitialize host managed rings
  11958. * @soc: dp soc handle
  11959. *
  11960. * Return: QDF_STATUS
  11961. */
  11962. static void dp_reinit_rings(struct dp_soc *soc)
  11963. {
  11964. unsigned long end;
  11965. dp_soc_srng_deinit(soc);
  11966. dp_hw_link_desc_ring_deinit(soc);
  11967. /* Busy wait for 2 ms to make sure the rings are in idle state
  11968. * before we enable them again
  11969. */
  11970. end = jiffies + msecs_to_jiffies(2);
  11971. while (time_before(jiffies, end))
  11972. ;
  11973. dp_hw_link_desc_ring_init(soc);
  11974. dp_link_desc_ring_replenish(soc, WLAN_INVALID_PDEV_ID);
  11975. dp_soc_srng_init(soc);
  11976. }
  11977. /**
  11978. * dp_umac_reset_handle_pre_reset() - Handle Umac prereset interrupt from FW
  11979. * @soc: dp soc handle
  11980. *
  11981. * Return: QDF_STATUS
  11982. */
  11983. static QDF_STATUS dp_umac_reset_handle_pre_reset(struct dp_soc *soc)
  11984. {
  11985. dp_reset_interrupt_ring_masks(soc);
  11986. dp_pause_tx_hardstart(soc);
  11987. dp_pause_reo_send_cmd(soc);
  11988. dp_check_n_notify_umac_prereset_done(soc);
  11989. soc->umac_reset_ctx.nbuf_list = NULL;
  11990. return QDF_STATUS_SUCCESS;
  11991. }
  11992. /**
  11993. * dp_umac_reset_handle_post_reset() - Handle Umac postreset interrupt from FW
  11994. * @soc: dp soc handle
  11995. *
  11996. * Return: QDF_STATUS
  11997. */
  11998. static QDF_STATUS dp_umac_reset_handle_post_reset(struct dp_soc *soc)
  11999. {
  12000. if (!soc->umac_reset_ctx.skel_enable) {
  12001. qdf_nbuf_t *nbuf_list = &soc->umac_reset_ctx.nbuf_list;
  12002. dp_set_umac_regs(soc);
  12003. dp_reinit_rings(soc);
  12004. dp_rx_desc_reuse(soc, nbuf_list);
  12005. dp_cleanup_reo_cmd_module(soc);
  12006. dp_tx_desc_pool_cleanup(soc, nbuf_list);
  12007. dp_reset_tid_q_setup(soc);
  12008. }
  12009. return dp_umac_reset_notify_action_completion(soc,
  12010. UMAC_RESET_ACTION_DO_POST_RESET_START);
  12011. }
  12012. /**
  12013. * dp_umac_reset_handle_post_reset_complete() - Handle Umac postreset_complete
  12014. * interrupt from FW
  12015. * @soc: dp soc handle
  12016. *
  12017. * Return: QDF_STATUS
  12018. */
  12019. static QDF_STATUS dp_umac_reset_handle_post_reset_complete(struct dp_soc *soc)
  12020. {
  12021. QDF_STATUS status;
  12022. qdf_nbuf_t nbuf_list = soc->umac_reset_ctx.nbuf_list;
  12023. soc->umac_reset_ctx.nbuf_list = NULL;
  12024. dp_resume_reo_send_cmd(soc);
  12025. dp_restore_interrupt_ring_masks(soc);
  12026. dp_resume_tx_hardstart(soc);
  12027. status = dp_umac_reset_notify_action_completion(soc,
  12028. UMAC_RESET_ACTION_DO_POST_RESET_COMPLETE);
  12029. while (nbuf_list) {
  12030. qdf_nbuf_t nbuf = nbuf_list->next;
  12031. qdf_nbuf_free(nbuf_list);
  12032. nbuf_list = nbuf;
  12033. }
  12034. dp_umac_reset_info("Umac reset done on soc %pK\n prereset : %u us\n"
  12035. "postreset : %u us \n postreset complete: %u us \n",
  12036. soc,
  12037. soc->umac_reset_ctx.ts.pre_reset_done -
  12038. soc->umac_reset_ctx.ts.pre_reset_start,
  12039. soc->umac_reset_ctx.ts.post_reset_done -
  12040. soc->umac_reset_ctx.ts.post_reset_start,
  12041. soc->umac_reset_ctx.ts.post_reset_complete_done -
  12042. soc->umac_reset_ctx.ts.post_reset_complete_start);
  12043. return status;
  12044. }
  12045. #endif
  12046. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  12047. static void
  12048. dp_set_pkt_capture_mode(struct cdp_soc_t *soc_handle, bool val)
  12049. {
  12050. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  12051. soc->wlan_cfg_ctx->pkt_capture_mode = val;
  12052. }
  12053. #endif
  12054. #ifdef HW_TX_DELAY_STATS_ENABLE
  12055. /**
  12056. * dp_enable_disable_vdev_tx_delay_stats() - Start/Stop tx delay stats capture
  12057. * @soc_hdl: DP soc handle
  12058. * @vdev_id: vdev id
  12059. * @value: value
  12060. *
  12061. * Return: None
  12062. */
  12063. static void
  12064. dp_enable_disable_vdev_tx_delay_stats(struct cdp_soc_t *soc_hdl,
  12065. uint8_t vdev_id,
  12066. uint8_t value)
  12067. {
  12068. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12069. struct dp_vdev *vdev = NULL;
  12070. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  12071. if (!vdev)
  12072. return;
  12073. vdev->hw_tx_delay_stats_enabled = value;
  12074. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12075. }
  12076. /**
  12077. * dp_check_vdev_tx_delay_stats_enabled() - check the feature is enabled or not
  12078. * @soc_hdl: DP soc handle
  12079. * @vdev_id: vdev id
  12080. *
  12081. * Return: 1 if enabled, 0 if disabled
  12082. */
  12083. static uint8_t
  12084. dp_check_vdev_tx_delay_stats_enabled(struct cdp_soc_t *soc_hdl,
  12085. uint8_t vdev_id)
  12086. {
  12087. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12088. struct dp_vdev *vdev;
  12089. uint8_t ret_val = 0;
  12090. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  12091. if (!vdev)
  12092. return ret_val;
  12093. ret_val = vdev->hw_tx_delay_stats_enabled;
  12094. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12095. return ret_val;
  12096. }
  12097. #endif
  12098. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  12099. static void
  12100. dp_recovery_vdev_flush_peers(struct cdp_soc_t *cdp_soc,
  12101. uint8_t vdev_id,
  12102. bool mlo_peers_only)
  12103. {
  12104. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  12105. struct dp_vdev *vdev;
  12106. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  12107. if (!vdev)
  12108. return;
  12109. dp_vdev_flush_peers((struct cdp_vdev *)vdev, false, mlo_peers_only);
  12110. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12111. }
  12112. #endif
  12113. #ifdef QCA_GET_TSF_VIA_REG
  12114. /**
  12115. * dp_get_tsf_time() - get tsf time
  12116. * @soc_hdl: Datapath soc handle
  12117. * @tsf_id: TSF identifier
  12118. * @mac_id: mac_id
  12119. * @tsf: pointer to update tsf value
  12120. * @tsf_sync_soc_time: pointer to update tsf sync time
  12121. *
  12122. * Return: None.
  12123. */
  12124. static inline void
  12125. dp_get_tsf_time(struct cdp_soc_t *soc_hdl, uint32_t tsf_id, uint32_t mac_id,
  12126. uint64_t *tsf, uint64_t *tsf_sync_soc_time)
  12127. {
  12128. hal_get_tsf_time(((struct dp_soc *)soc_hdl)->hal_soc, tsf_id, mac_id,
  12129. tsf, tsf_sync_soc_time);
  12130. }
  12131. #else
  12132. static inline void
  12133. dp_get_tsf_time(struct cdp_soc_t *soc_hdl, uint32_t tsf_id, uint32_t mac_id,
  12134. uint64_t *tsf, uint64_t *tsf_sync_soc_time)
  12135. {
  12136. }
  12137. #endif
  12138. /**
  12139. * dp_get_tsf2_scratch_reg() - get tsf2 offset from the scratch register
  12140. * @soc_hdl: Datapath soc handle
  12141. * @mac_id: mac_id
  12142. * @value: pointer to update tsf2 offset value
  12143. *
  12144. * Return: None.
  12145. */
  12146. static inline void
  12147. dp_get_tsf2_scratch_reg(struct cdp_soc_t *soc_hdl, uint8_t mac_id,
  12148. uint64_t *value)
  12149. {
  12150. hal_get_tsf2_offset(((struct dp_soc *)soc_hdl)->hal_soc, mac_id, value);
  12151. }
  12152. /**
  12153. * dp_get_tqm_scratch_reg() - get tqm offset from the scratch register
  12154. * @soc_hdl: Datapath soc handle
  12155. * @value: pointer to update tqm offset value
  12156. *
  12157. * Return: None.
  12158. */
  12159. static inline void
  12160. dp_get_tqm_scratch_reg(struct cdp_soc_t *soc_hdl, uint64_t *value)
  12161. {
  12162. hal_get_tqm_offset(((struct dp_soc *)soc_hdl)->hal_soc, value);
  12163. }
  12164. /**
  12165. * dp_set_tx_pause() - Pause or resume tx path
  12166. * @soc_hdl: Datapath soc handle
  12167. * @flag: set or clear is_tx_pause
  12168. *
  12169. * Return: None.
  12170. */
  12171. static inline
  12172. void dp_set_tx_pause(struct cdp_soc_t *soc_hdl, bool flag)
  12173. {
  12174. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12175. soc->is_tx_pause = flag;
  12176. }
  12177. static struct cdp_cmn_ops dp_ops_cmn = {
  12178. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  12179. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  12180. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  12181. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  12182. .txrx_pdev_post_attach = dp_pdev_post_attach_wifi3,
  12183. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  12184. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  12185. .txrx_peer_create = dp_peer_create_wifi3,
  12186. .txrx_peer_setup = dp_peer_setup_wifi3,
  12187. #ifdef FEATURE_AST
  12188. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  12189. #else
  12190. .txrx_peer_teardown = NULL,
  12191. #endif
  12192. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  12193. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  12194. .txrx_peer_get_ast_info_by_soc = dp_peer_get_ast_info_by_soc_wifi3,
  12195. .txrx_peer_get_ast_info_by_pdev =
  12196. dp_peer_get_ast_info_by_pdevid_wifi3,
  12197. .txrx_peer_ast_delete_by_soc =
  12198. dp_peer_ast_entry_del_by_soc,
  12199. .txrx_peer_ast_delete_by_pdev =
  12200. dp_peer_ast_entry_del_by_pdev,
  12201. .txrx_peer_delete = dp_peer_delete_wifi3,
  12202. #ifdef DP_RX_UDP_OVER_PEER_ROAM
  12203. .txrx_update_roaming_peer = dp_update_roaming_peer_wifi3,
  12204. #endif
  12205. .txrx_vdev_register = dp_vdev_register_wifi3,
  12206. .txrx_soc_detach = dp_soc_detach_wifi3,
  12207. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  12208. .txrx_soc_init = dp_soc_init_wifi3,
  12209. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  12210. .txrx_tso_soc_attach = dp_tso_soc_attach,
  12211. .txrx_tso_soc_detach = dp_tso_soc_detach,
  12212. .tx_send = dp_tx_send,
  12213. .tx_send_exc = dp_tx_send_exception,
  12214. #endif
  12215. .set_tx_pause = dp_set_tx_pause,
  12216. .txrx_pdev_init = dp_pdev_init_wifi3,
  12217. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  12218. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  12219. .txrx_ath_getstats = dp_get_device_stats,
  12220. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  12221. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  12222. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  12223. .delba_process = dp_delba_process_wifi3,
  12224. .set_addba_response = dp_set_addba_response,
  12225. .flush_cache_rx_queue = NULL,
  12226. .tid_update_ba_win_size = dp_rx_tid_update_ba_win_size,
  12227. /* TODO: get API's for dscp-tid need to be added*/
  12228. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  12229. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  12230. .txrx_get_total_per = dp_get_total_per,
  12231. .txrx_stats_request = dp_txrx_stats_request,
  12232. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  12233. .display_stats = dp_txrx_dump_stats,
  12234. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  12235. .txrx_intr_detach = dp_soc_interrupt_detach,
  12236. .txrx_ppeds_stop = dp_soc_ppeds_stop,
  12237. .set_pn_check = dp_set_pn_check_wifi3,
  12238. .set_key_sec_type = dp_set_key_sec_type_wifi3,
  12239. .update_config_parameters = dp_update_config_parameters,
  12240. /* TODO: Add other functions */
  12241. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  12242. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  12243. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  12244. .get_vdev_dp_ext_txrx_handle = dp_vdev_get_dp_ext_handle,
  12245. .set_vdev_dp_ext_txrx_handle = dp_vdev_set_dp_ext_handle,
  12246. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  12247. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  12248. .map_pdev_to_lmac = dp_soc_map_pdev_to_lmac,
  12249. .handle_mode_change = dp_soc_handle_pdev_mode_change,
  12250. .set_pdev_status_down = dp_soc_set_pdev_status_down,
  12251. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  12252. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  12253. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  12254. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  12255. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  12256. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  12257. .set_soc_param = dp_soc_set_param,
  12258. .txrx_get_os_rx_handles_from_vdev =
  12259. dp_get_os_rx_handles_from_vdev_wifi3,
  12260. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  12261. .get_dp_capabilities = dp_get_cfg_capabilities,
  12262. .txrx_get_cfg = dp_get_cfg,
  12263. .set_rate_stats_ctx = dp_soc_set_rate_stats_ctx,
  12264. .get_rate_stats_ctx = dp_soc_get_rate_stats_ctx,
  12265. .txrx_peer_flush_rate_stats = dp_peer_flush_rate_stats,
  12266. .txrx_flush_rate_stats_request = dp_flush_rate_stats_req,
  12267. .txrx_peer_get_peerstats_ctx = dp_peer_get_peerstats_ctx,
  12268. .set_pdev_pcp_tid_map = dp_set_pdev_pcp_tid_map_wifi3,
  12269. .set_vdev_pcp_tid_map = dp_set_vdev_pcp_tid_map_wifi3,
  12270. .txrx_cp_peer_del_response = dp_cp_peer_del_resp_handler,
  12271. #ifdef QCA_MULTIPASS_SUPPORT
  12272. .set_vlan_groupkey = dp_set_vlan_groupkey,
  12273. #endif
  12274. .get_peer_mac_list = dp_get_peer_mac_list,
  12275. .get_peer_id = dp_get_peer_id,
  12276. #ifdef QCA_SUPPORT_WDS_EXTENDED
  12277. .set_wds_ext_peer_rx = dp_wds_ext_set_peer_rx,
  12278. #endif /* QCA_SUPPORT_WDS_EXTENDED */
  12279. #if defined(FEATURE_RUNTIME_PM) || defined(DP_POWER_SAVE)
  12280. .txrx_drain = dp_drain_txrx,
  12281. #endif
  12282. #if defined(FEATURE_RUNTIME_PM)
  12283. .set_rtpm_tput_policy = dp_set_rtpm_tput_policy_requirement,
  12284. #endif
  12285. #ifdef WLAN_SYSFS_DP_STATS
  12286. .txrx_sysfs_fill_stats = dp_sysfs_fill_stats,
  12287. .txrx_sysfs_set_stat_type = dp_sysfs_set_stat_type,
  12288. #endif /* WLAN_SYSFS_DP_STATS */
  12289. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  12290. .set_pkt_capture_mode = dp_set_pkt_capture_mode,
  12291. #endif
  12292. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  12293. .txrx_recovery_vdev_flush_peers = dp_recovery_vdev_flush_peers,
  12294. #endif
  12295. .txrx_umac_reset_deinit = dp_soc_umac_reset_deinit,
  12296. .txrx_get_tsf_time = dp_get_tsf_time,
  12297. .txrx_get_tsf2_offset = dp_get_tsf2_scratch_reg,
  12298. .txrx_get_tqm_offset = dp_get_tqm_scratch_reg,
  12299. };
  12300. static struct cdp_ctrl_ops dp_ops_ctrl = {
  12301. .txrx_peer_authorize = dp_peer_authorize,
  12302. .txrx_peer_get_authorize = dp_peer_get_authorize,
  12303. #ifdef VDEV_PEER_PROTOCOL_COUNT
  12304. .txrx_enable_peer_protocol_count = dp_enable_vdev_peer_protocol_count,
  12305. .txrx_set_peer_protocol_drop_mask =
  12306. dp_enable_vdev_peer_protocol_drop_mask,
  12307. .txrx_is_peer_protocol_count_enabled =
  12308. dp_is_vdev_peer_protocol_count_enabled,
  12309. .txrx_get_peer_protocol_drop_mask = dp_get_vdev_peer_protocol_drop_mask,
  12310. #endif
  12311. .txrx_set_vdev_param = dp_set_vdev_param,
  12312. .txrx_set_psoc_param = dp_set_psoc_param,
  12313. .txrx_get_psoc_param = dp_get_psoc_param,
  12314. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  12315. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  12316. .txrx_get_sec_type = dp_get_sec_type,
  12317. .txrx_wdi_event_sub = dp_wdi_event_sub,
  12318. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  12319. .txrx_set_pdev_param = dp_set_pdev_param,
  12320. .txrx_get_pdev_param = dp_get_pdev_param,
  12321. .txrx_set_peer_param = dp_set_peer_param,
  12322. .txrx_get_peer_param = dp_get_peer_param,
  12323. #ifdef VDEV_PEER_PROTOCOL_COUNT
  12324. .txrx_peer_protocol_cnt = dp_peer_stats_update_protocol_cnt,
  12325. #endif
  12326. #ifdef WLAN_SUPPORT_MSCS
  12327. .txrx_record_mscs_params = dp_record_mscs_params,
  12328. #endif
  12329. .set_key = dp_set_michael_key,
  12330. .txrx_get_vdev_param = dp_get_vdev_param,
  12331. .calculate_delay_stats = dp_calculate_delay_stats,
  12332. #ifdef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  12333. .txrx_update_pdev_rx_protocol_tag = dp_update_pdev_rx_protocol_tag,
  12334. #ifdef WLAN_SUPPORT_RX_TAG_STATISTICS
  12335. .txrx_dump_pdev_rx_protocol_tag_stats =
  12336. dp_dump_pdev_rx_protocol_tag_stats,
  12337. #endif /* WLAN_SUPPORT_RX_TAG_STATISTICS */
  12338. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  12339. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  12340. .txrx_set_rx_flow_tag = dp_set_rx_flow_tag,
  12341. .txrx_dump_rx_flow_tag_stats = dp_dump_rx_flow_tag_stats,
  12342. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  12343. #ifdef QCA_MULTIPASS_SUPPORT
  12344. .txrx_peer_set_vlan_id = dp_peer_set_vlan_id,
  12345. #endif /*QCA_MULTIPASS_SUPPORT*/
  12346. #if defined(WLAN_FEATURE_TSF_UPLINK_DELAY) || defined(WLAN_CONFIG_TX_DELAY)
  12347. .txrx_set_delta_tsf = dp_set_delta_tsf,
  12348. #endif
  12349. #ifdef WLAN_FEATURE_TSF_UPLINK_DELAY
  12350. .txrx_set_tsf_ul_delay_report = dp_set_tsf_ul_delay_report,
  12351. .txrx_get_uplink_delay = dp_get_uplink_delay,
  12352. #endif
  12353. #ifdef QCA_UNDECODED_METADATA_SUPPORT
  12354. .txrx_set_pdev_phyrx_error_mask = dp_set_pdev_phyrx_error_mask,
  12355. .txrx_get_pdev_phyrx_error_mask = dp_get_pdev_phyrx_error_mask,
  12356. #endif
  12357. .txrx_peer_flush_frags = dp_peer_flush_frags,
  12358. };
  12359. static struct cdp_me_ops dp_ops_me = {
  12360. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  12361. #ifdef ATH_SUPPORT_IQUE
  12362. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  12363. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  12364. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  12365. #endif
  12366. #endif
  12367. };
  12368. static struct cdp_host_stats_ops dp_ops_host_stats = {
  12369. .txrx_per_peer_stats = dp_get_host_peer_stats,
  12370. .get_fw_peer_stats = dp_get_fw_peer_stats,
  12371. .get_htt_stats = dp_get_htt_stats,
  12372. .txrx_stats_publish = dp_txrx_stats_publish,
  12373. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  12374. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  12375. .txrx_get_soc_stats = dp_txrx_get_soc_stats,
  12376. .txrx_get_peer_stats_param = dp_txrx_get_peer_stats_param,
  12377. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  12378. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  12379. #if defined(IPA_OFFLOAD) && defined(QCA_ENHANCED_STATS_SUPPORT)
  12380. .txrx_get_peer_stats = dp_ipa_txrx_get_peer_stats,
  12381. .txrx_get_vdev_stats = dp_ipa_txrx_get_vdev_stats,
  12382. .txrx_get_pdev_stats = dp_ipa_txrx_get_pdev_stats,
  12383. #endif
  12384. .txrx_get_ratekbps = dp_txrx_get_ratekbps,
  12385. .txrx_update_vdev_stats = dp_txrx_update_vdev_host_stats,
  12386. .txrx_get_peer_delay_stats = dp_txrx_get_peer_delay_stats,
  12387. .txrx_get_peer_jitter_stats = dp_txrx_get_peer_jitter_stats,
  12388. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  12389. .txrx_alloc_vdev_stats_id = dp_txrx_alloc_vdev_stats_id,
  12390. .txrx_reset_vdev_stats_id = dp_txrx_reset_vdev_stats_id,
  12391. #endif
  12392. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  12393. .get_peer_tx_capture_stats = dp_peer_get_tx_capture_stats,
  12394. .get_pdev_tx_capture_stats = dp_pdev_get_tx_capture_stats,
  12395. #endif /* WLAN_TX_PKT_CAPTURE_ENH */
  12396. #ifdef HW_TX_DELAY_STATS_ENABLE
  12397. .enable_disable_vdev_tx_delay_stats =
  12398. dp_enable_disable_vdev_tx_delay_stats,
  12399. .is_tx_delay_stats_enabled = dp_check_vdev_tx_delay_stats_enabled,
  12400. #endif
  12401. .txrx_get_pdev_tid_stats = dp_pdev_get_tid_stats,
  12402. #ifdef WLAN_TELEMETRY_STATS_SUPPORT
  12403. .txrx_pdev_telemetry_stats = dp_get_pdev_telemetry_stats,
  12404. .txrx_peer_telemetry_stats = dp_get_peer_telemetry_stats,
  12405. .txrx_pdev_deter_stats = dp_get_pdev_deter_stats,
  12406. .txrx_peer_deter_stats = dp_get_peer_deter_stats,
  12407. .txrx_update_pdev_chan_util_stats = dp_update_pdev_chan_util_stats,
  12408. #endif
  12409. .txrx_get_peer_extd_rate_link_stats =
  12410. dp_get_peer_extd_rate_link_stats,
  12411. .get_pdev_obss_stats = dp_get_obss_stats,
  12412. .clear_pdev_obss_pd_stats = dp_clear_pdev_obss_pd_stats,
  12413. /* TODO */
  12414. };
  12415. static struct cdp_raw_ops dp_ops_raw = {
  12416. /* TODO */
  12417. };
  12418. #ifdef PEER_FLOW_CONTROL
  12419. static struct cdp_pflow_ops dp_ops_pflow = {
  12420. dp_tx_flow_ctrl_configure_pdev,
  12421. };
  12422. #endif /* CONFIG_WIN */
  12423. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  12424. static struct cdp_cfr_ops dp_ops_cfr = {
  12425. .txrx_cfr_filter = NULL,
  12426. .txrx_get_cfr_rcc = dp_get_cfr_rcc,
  12427. .txrx_set_cfr_rcc = dp_set_cfr_rcc,
  12428. .txrx_get_cfr_dbg_stats = dp_get_cfr_dbg_stats,
  12429. .txrx_clear_cfr_dbg_stats = dp_clear_cfr_dbg_stats,
  12430. };
  12431. #endif
  12432. #ifdef WLAN_SUPPORT_MSCS
  12433. static struct cdp_mscs_ops dp_ops_mscs = {
  12434. .mscs_peer_lookup_n_get_priority = dp_mscs_peer_lookup_n_get_priority,
  12435. };
  12436. #endif
  12437. #ifdef WLAN_SUPPORT_MESH_LATENCY
  12438. static struct cdp_mesh_latency_ops dp_ops_mesh_latency = {
  12439. .mesh_latency_update_peer_parameter =
  12440. dp_mesh_latency_update_peer_parameter,
  12441. };
  12442. #endif
  12443. #ifdef WLAN_SUPPORT_SCS
  12444. static struct cdp_scs_ops dp_ops_scs = {
  12445. .scs_peer_lookup_n_rule_match = dp_scs_peer_lookup_n_rule_match,
  12446. };
  12447. #endif
  12448. #ifdef CONFIG_SAWF_DEF_QUEUES
  12449. static struct cdp_sawf_ops dp_ops_sawf = {
  12450. .sawf_def_queues_map_req = dp_sawf_def_queues_map_req,
  12451. .sawf_def_queues_unmap_req = dp_sawf_def_queues_unmap_req,
  12452. .sawf_def_queues_get_map_report =
  12453. dp_sawf_def_queues_get_map_report,
  12454. #ifdef CONFIG_SAWF_STATS
  12455. .txrx_get_peer_sawf_delay_stats = dp_sawf_get_peer_delay_stats,
  12456. .txrx_get_peer_sawf_tx_stats = dp_sawf_get_peer_tx_stats,
  12457. .sawf_mpdu_stats_req = dp_sawf_mpdu_stats_req,
  12458. .sawf_mpdu_details_stats_req = dp_sawf_mpdu_details_stats_req,
  12459. .txrx_sawf_set_mov_avg_params = dp_sawf_set_mov_avg_params,
  12460. .txrx_sawf_set_sla_params = dp_sawf_set_sla_params,
  12461. .txrx_sawf_init_telemtery_params = dp_sawf_init_telemetry_params,
  12462. .telemetry_get_throughput_stats = dp_sawf_get_tx_stats,
  12463. .telemetry_get_mpdu_stats = dp_sawf_get_mpdu_sched_stats,
  12464. .telemetry_get_drop_stats = dp_sawf_get_drop_stats,
  12465. .peer_config_ul = dp_sawf_peer_config_ul,
  12466. .swaf_peer_is_sla_configured = dp_swaf_peer_is_sla_configured,
  12467. #endif
  12468. };
  12469. #endif
  12470. #if defined(DP_POWER_SAVE) || defined(FEATURE_RUNTIME_PM)
  12471. /**
  12472. * dp_flush_ring_hptp() - Update ring shadow
  12473. * register HP/TP address when runtime
  12474. * resume
  12475. * @soc: DP soc context
  12476. * @hal_srng: srng
  12477. *
  12478. * Return: None
  12479. */
  12480. static
  12481. void dp_flush_ring_hptp(struct dp_soc *soc, hal_ring_handle_t hal_srng)
  12482. {
  12483. if (hal_srng && hal_srng_get_clear_event(hal_srng,
  12484. HAL_SRNG_FLUSH_EVENT)) {
  12485. /* Acquire the lock */
  12486. hal_srng_access_start(soc->hal_soc, hal_srng);
  12487. hal_srng_access_end(soc->hal_soc, hal_srng);
  12488. hal_srng_set_flush_last_ts(hal_srng);
  12489. dp_debug("flushed");
  12490. }
  12491. }
  12492. #endif
  12493. #ifdef DP_TX_TRACKING
  12494. #define DP_TX_COMP_MAX_LATENCY_MS 60000
  12495. /**
  12496. * dp_tx_comp_delay_check() - calculate time latency for tx completion per pkt
  12497. * @tx_desc: tx descriptor
  12498. *
  12499. * Calculate time latency for tx completion per pkt and trigger self recovery
  12500. * when the delay is more than threshold value.
  12501. *
  12502. * Return: True if delay is more than threshold
  12503. */
  12504. static bool dp_tx_comp_delay_check(struct dp_tx_desc_s *tx_desc)
  12505. {
  12506. uint64_t time_latency, timestamp_tick = tx_desc->timestamp_tick;
  12507. qdf_ktime_t current_time = qdf_ktime_real_get();
  12508. qdf_ktime_t timestamp = tx_desc->timestamp;
  12509. if (dp_tx_pkt_tracepoints_enabled()) {
  12510. if (!timestamp)
  12511. return false;
  12512. time_latency = qdf_ktime_to_ms(current_time) -
  12513. qdf_ktime_to_ms(timestamp);
  12514. if (time_latency >= DP_TX_COMP_MAX_LATENCY_MS) {
  12515. dp_err_rl("enqueued: %llu ms, current : %llu ms",
  12516. timestamp, current_time);
  12517. return true;
  12518. }
  12519. } else {
  12520. if (!timestamp_tick)
  12521. return false;
  12522. current_time = qdf_system_ticks();
  12523. time_latency = qdf_system_ticks_to_msecs(current_time -
  12524. timestamp_tick);
  12525. if (time_latency >= DP_TX_COMP_MAX_LATENCY_MS) {
  12526. dp_err_rl("enqueued: %u ms, current : %u ms",
  12527. qdf_system_ticks_to_msecs(timestamp_tick),
  12528. qdf_system_ticks_to_msecs(current_time));
  12529. return true;
  12530. }
  12531. }
  12532. return false;
  12533. }
  12534. /**
  12535. * dp_find_missing_tx_comp() - check for leaked descriptor in tx path
  12536. * @soc: DP SOC context
  12537. *
  12538. * Parse through descriptors in all pools and validate magic number and
  12539. * completion time. Trigger self recovery if magic value is corrupted.
  12540. *
  12541. * Return: None.
  12542. */
  12543. static void dp_find_missing_tx_comp(struct dp_soc *soc)
  12544. {
  12545. uint8_t i;
  12546. uint32_t j;
  12547. uint32_t num_desc, page_id, offset;
  12548. uint16_t num_desc_per_page;
  12549. struct dp_tx_desc_s *tx_desc = NULL;
  12550. struct dp_tx_desc_pool_s *tx_desc_pool = NULL;
  12551. for (i = 0; i < MAX_TXDESC_POOLS; i++) {
  12552. tx_desc_pool = &soc->tx_desc[i];
  12553. if (!(tx_desc_pool->pool_size) ||
  12554. IS_TX_DESC_POOL_STATUS_INACTIVE(tx_desc_pool) ||
  12555. !(tx_desc_pool->desc_pages.cacheable_pages))
  12556. continue;
  12557. num_desc = tx_desc_pool->pool_size;
  12558. num_desc_per_page =
  12559. tx_desc_pool->desc_pages.num_element_per_page;
  12560. for (j = 0; j < num_desc; j++) {
  12561. page_id = j / num_desc_per_page;
  12562. offset = j % num_desc_per_page;
  12563. if (qdf_unlikely(!(tx_desc_pool->
  12564. desc_pages.cacheable_pages)))
  12565. break;
  12566. tx_desc = dp_tx_desc_find(soc, i, page_id, offset);
  12567. if (tx_desc->magic == DP_TX_MAGIC_PATTERN_FREE) {
  12568. continue;
  12569. } else if (tx_desc->magic ==
  12570. DP_TX_MAGIC_PATTERN_INUSE) {
  12571. if (dp_tx_comp_delay_check(tx_desc)) {
  12572. dp_err_rl("Tx completion not rcvd for id: %u",
  12573. tx_desc->id);
  12574. if (tx_desc->vdev_id == DP_INVALID_VDEV_ID) {
  12575. tx_desc->flags |= DP_TX_DESC_FLAG_FLUSH;
  12576. dp_err_rl("Freed tx_desc %u",
  12577. tx_desc->id);
  12578. dp_tx_comp_free_buf(soc,
  12579. tx_desc,
  12580. false);
  12581. dp_tx_desc_release(tx_desc, i);
  12582. DP_STATS_INC(soc,
  12583. tx.tx_comp_force_freed, 1);
  12584. }
  12585. }
  12586. } else {
  12587. dp_err_rl("tx desc %u corrupted, flags: 0x%x",
  12588. tx_desc->id, tx_desc->flags);
  12589. }
  12590. }
  12591. }
  12592. }
  12593. #else
  12594. static inline void dp_find_missing_tx_comp(struct dp_soc *soc)
  12595. {
  12596. }
  12597. #endif
  12598. #ifdef FEATURE_RUNTIME_PM
  12599. /**
  12600. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  12601. * @soc_hdl: Datapath soc handle
  12602. * @pdev_id: id of data path pdev handle
  12603. *
  12604. * DP is ready to runtime suspend if there are no pending TX packets.
  12605. *
  12606. * Return: QDF_STATUS
  12607. */
  12608. static QDF_STATUS dp_runtime_suspend(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  12609. {
  12610. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12611. struct dp_pdev *pdev;
  12612. uint8_t i;
  12613. int32_t tx_pending;
  12614. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12615. if (!pdev) {
  12616. dp_err("pdev is NULL");
  12617. return QDF_STATUS_E_INVAL;
  12618. }
  12619. /* Abort if there are any pending TX packets */
  12620. tx_pending = dp_get_tx_pending(dp_pdev_to_cdp_pdev(pdev));
  12621. if (tx_pending) {
  12622. dp_info_rl("%pK: Abort suspend due to pending TX packets %d",
  12623. soc, tx_pending);
  12624. dp_find_missing_tx_comp(soc);
  12625. /* perform a force flush if tx is pending */
  12626. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  12627. hal_srng_set_event(soc->tcl_data_ring[i].hal_srng,
  12628. HAL_SRNG_FLUSH_EVENT);
  12629. dp_flush_ring_hptp(soc, soc->tcl_data_ring[i].hal_srng);
  12630. }
  12631. qdf_atomic_set(&soc->tx_pending_rtpm, 0);
  12632. return QDF_STATUS_E_AGAIN;
  12633. }
  12634. if (dp_runtime_get_refcount(soc)) {
  12635. dp_init_info("refcount: %d", dp_runtime_get_refcount(soc));
  12636. return QDF_STATUS_E_AGAIN;
  12637. }
  12638. if (soc->intr_mode == DP_INTR_POLL)
  12639. qdf_timer_stop(&soc->int_timer);
  12640. dp_rx_fst_update_pm_suspend_status(soc, true);
  12641. return QDF_STATUS_SUCCESS;
  12642. }
  12643. #define DP_FLUSH_WAIT_CNT 10
  12644. #define DP_RUNTIME_SUSPEND_WAIT_MS 10
  12645. /**
  12646. * dp_runtime_resume() - ensure DP is ready to runtime resume
  12647. * @soc_hdl: Datapath soc handle
  12648. * @pdev_id: id of data path pdev handle
  12649. *
  12650. * Resume DP for runtime PM.
  12651. *
  12652. * Return: QDF_STATUS
  12653. */
  12654. static QDF_STATUS dp_runtime_resume(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  12655. {
  12656. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12657. int i, suspend_wait = 0;
  12658. if (soc->intr_mode == DP_INTR_POLL)
  12659. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  12660. /*
  12661. * Wait until dp runtime refcount becomes zero or time out, then flush
  12662. * pending tx for runtime suspend.
  12663. */
  12664. while (dp_runtime_get_refcount(soc) &&
  12665. suspend_wait < DP_FLUSH_WAIT_CNT) {
  12666. qdf_sleep(DP_RUNTIME_SUSPEND_WAIT_MS);
  12667. suspend_wait++;
  12668. }
  12669. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  12670. dp_flush_ring_hptp(soc, soc->tcl_data_ring[i].hal_srng);
  12671. }
  12672. qdf_atomic_set(&soc->tx_pending_rtpm, 0);
  12673. dp_flush_ring_hptp(soc, soc->reo_cmd_ring.hal_srng);
  12674. dp_rx_fst_update_pm_suspend_status(soc, false);
  12675. return QDF_STATUS_SUCCESS;
  12676. }
  12677. #endif /* FEATURE_RUNTIME_PM */
  12678. /**
  12679. * dp_tx_get_success_ack_stats() - get tx success completion count
  12680. * @soc_hdl: Datapath soc handle
  12681. * @vdev_id: vdev identifier
  12682. *
  12683. * Return: tx success ack count
  12684. */
  12685. static uint32_t dp_tx_get_success_ack_stats(struct cdp_soc_t *soc_hdl,
  12686. uint8_t vdev_id)
  12687. {
  12688. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12689. struct cdp_vdev_stats *vdev_stats = NULL;
  12690. uint32_t tx_success;
  12691. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  12692. DP_MOD_ID_CDP);
  12693. if (!vdev) {
  12694. dp_cdp_err("%pK: Invalid vdev id %d", soc, vdev_id);
  12695. return 0;
  12696. }
  12697. vdev_stats = qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  12698. if (!vdev_stats) {
  12699. dp_cdp_err("%pK: DP alloc failure - unable to get alloc vdev stats", soc);
  12700. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12701. return 0;
  12702. }
  12703. dp_aggregate_vdev_stats(vdev, vdev_stats);
  12704. tx_success = vdev_stats->tx.tx_success.num;
  12705. qdf_mem_free(vdev_stats);
  12706. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12707. return tx_success;
  12708. }
  12709. #ifdef WLAN_SUPPORT_DATA_STALL
  12710. /**
  12711. * dp_register_data_stall_detect_cb() - register data stall callback
  12712. * @soc_hdl: Datapath soc handle
  12713. * @pdev_id: id of data path pdev handle
  12714. * @data_stall_detect_callback: data stall callback function
  12715. *
  12716. * Return: QDF_STATUS Enumeration
  12717. */
  12718. static
  12719. QDF_STATUS dp_register_data_stall_detect_cb(
  12720. struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  12721. data_stall_detect_cb data_stall_detect_callback)
  12722. {
  12723. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12724. struct dp_pdev *pdev;
  12725. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12726. if (!pdev) {
  12727. dp_err("pdev NULL!");
  12728. return QDF_STATUS_E_INVAL;
  12729. }
  12730. pdev->data_stall_detect_callback = data_stall_detect_callback;
  12731. return QDF_STATUS_SUCCESS;
  12732. }
  12733. /**
  12734. * dp_deregister_data_stall_detect_cb() - de-register data stall callback
  12735. * @soc_hdl: Datapath soc handle
  12736. * @pdev_id: id of data path pdev handle
  12737. * @data_stall_detect_callback: data stall callback function
  12738. *
  12739. * Return: QDF_STATUS Enumeration
  12740. */
  12741. static
  12742. QDF_STATUS dp_deregister_data_stall_detect_cb(
  12743. struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  12744. data_stall_detect_cb data_stall_detect_callback)
  12745. {
  12746. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12747. struct dp_pdev *pdev;
  12748. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12749. if (!pdev) {
  12750. dp_err("pdev NULL!");
  12751. return QDF_STATUS_E_INVAL;
  12752. }
  12753. pdev->data_stall_detect_callback = NULL;
  12754. return QDF_STATUS_SUCCESS;
  12755. }
  12756. /**
  12757. * dp_txrx_post_data_stall_event() - post data stall event
  12758. * @soc_hdl: Datapath soc handle
  12759. * @indicator: Module triggering data stall
  12760. * @data_stall_type: data stall event type
  12761. * @pdev_id: pdev id
  12762. * @vdev_id_bitmap: vdev id bitmap
  12763. * @recovery_type: data stall recovery type
  12764. *
  12765. * Return: None
  12766. */
  12767. static void
  12768. dp_txrx_post_data_stall_event(struct cdp_soc_t *soc_hdl,
  12769. enum data_stall_log_event_indicator indicator,
  12770. enum data_stall_log_event_type data_stall_type,
  12771. uint32_t pdev_id, uint32_t vdev_id_bitmap,
  12772. enum data_stall_log_recovery_type recovery_type)
  12773. {
  12774. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  12775. struct data_stall_event_info data_stall_info;
  12776. struct dp_pdev *pdev;
  12777. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12778. if (!pdev) {
  12779. dp_err("pdev NULL!");
  12780. return;
  12781. }
  12782. if (!pdev->data_stall_detect_callback) {
  12783. dp_err("data stall cb not registered!");
  12784. return;
  12785. }
  12786. dp_info("data_stall_type: %x pdev_id: %d",
  12787. data_stall_type, pdev_id);
  12788. data_stall_info.indicator = indicator;
  12789. data_stall_info.data_stall_type = data_stall_type;
  12790. data_stall_info.vdev_id_bitmap = vdev_id_bitmap;
  12791. data_stall_info.pdev_id = pdev_id;
  12792. data_stall_info.recovery_type = recovery_type;
  12793. pdev->data_stall_detect_callback(&data_stall_info);
  12794. }
  12795. #endif /* WLAN_SUPPORT_DATA_STALL */
  12796. #ifdef WLAN_FEATURE_STATS_EXT
  12797. /* rx hw stats event wait timeout in ms */
  12798. #define DP_REO_STATUS_STATS_TIMEOUT 850
  12799. /**
  12800. * dp_txrx_ext_stats_request() - request dp txrx extended stats request
  12801. * @soc_hdl: soc handle
  12802. * @pdev_id: pdev id
  12803. * @req: stats request
  12804. *
  12805. * Return: QDF_STATUS
  12806. */
  12807. static QDF_STATUS
  12808. dp_txrx_ext_stats_request(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  12809. struct cdp_txrx_ext_stats *req)
  12810. {
  12811. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  12812. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  12813. int i = 0;
  12814. int tcl_ring_full = 0;
  12815. if (!pdev) {
  12816. dp_err("pdev is null");
  12817. return QDF_STATUS_E_INVAL;
  12818. }
  12819. dp_aggregate_pdev_stats(pdev);
  12820. for(i = 0 ; i < MAX_TCL_DATA_RINGS; i++)
  12821. tcl_ring_full += soc->stats.tx.tcl_ring_full[i];
  12822. req->tx_msdu_enqueue = pdev->stats.tx_i.processed.num;
  12823. req->tx_msdu_overflow = tcl_ring_full;
  12824. /* Error rate at LMAC */
  12825. req->rx_mpdu_received = soc->ext_stats.rx_mpdu_received +
  12826. pdev->stats.err.fw_reported_rxdma_error;
  12827. /* only count error source from RXDMA */
  12828. req->rx_mpdu_error = pdev->stats.err.fw_reported_rxdma_error;
  12829. /* Error rate at above the MAC */
  12830. req->rx_mpdu_delivered = soc->ext_stats.rx_mpdu_received;
  12831. req->rx_mpdu_missed = pdev->stats.err.reo_error;
  12832. dp_info("ext stats: tx_msdu_enq = %u, tx_msdu_overflow = %u, "
  12833. "rx_mpdu_receive = %u, rx_mpdu_delivered = %u, "
  12834. "rx_mpdu_missed = %u, rx_mpdu_error = %u",
  12835. req->tx_msdu_enqueue,
  12836. req->tx_msdu_overflow,
  12837. req->rx_mpdu_received,
  12838. req->rx_mpdu_delivered,
  12839. req->rx_mpdu_missed,
  12840. req->rx_mpdu_error);
  12841. return QDF_STATUS_SUCCESS;
  12842. }
  12843. /**
  12844. * dp_rx_hw_stats_cb() - request rx hw stats response callback
  12845. * @soc: soc handle
  12846. * @cb_ctxt: callback context
  12847. * @reo_status: reo command response status
  12848. *
  12849. * Return: None
  12850. */
  12851. static void dp_rx_hw_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  12852. union hal_reo_status *reo_status)
  12853. {
  12854. struct dp_req_rx_hw_stats_t *rx_hw_stats = cb_ctxt;
  12855. struct hal_reo_queue_status *queue_status = &reo_status->queue_status;
  12856. bool is_query_timeout;
  12857. qdf_spin_lock_bh(&soc->rx_hw_stats_lock);
  12858. is_query_timeout = rx_hw_stats->is_query_timeout;
  12859. /* free the cb_ctxt if all pending tid stats query is received */
  12860. if (qdf_atomic_dec_and_test(&rx_hw_stats->pending_tid_stats_cnt)) {
  12861. if (!is_query_timeout) {
  12862. qdf_event_set(&soc->rx_hw_stats_event);
  12863. soc->is_last_stats_ctx_init = false;
  12864. }
  12865. qdf_mem_free(rx_hw_stats);
  12866. }
  12867. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  12868. dp_info("REO stats failure %d",
  12869. queue_status->header.status);
  12870. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12871. return;
  12872. }
  12873. if (!is_query_timeout) {
  12874. soc->ext_stats.rx_mpdu_received +=
  12875. queue_status->mpdu_frms_cnt;
  12876. soc->ext_stats.rx_mpdu_missed +=
  12877. queue_status->hole_cnt;
  12878. }
  12879. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12880. }
  12881. /**
  12882. * dp_request_rx_hw_stats() - request rx hardware stats
  12883. * @soc_hdl: soc handle
  12884. * @vdev_id: vdev id
  12885. *
  12886. * Return: None
  12887. */
  12888. static QDF_STATUS
  12889. dp_request_rx_hw_stats(struct cdp_soc_t *soc_hdl, uint8_t vdev_id)
  12890. {
  12891. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  12892. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  12893. DP_MOD_ID_CDP);
  12894. struct dp_peer *peer = NULL;
  12895. QDF_STATUS status;
  12896. struct dp_req_rx_hw_stats_t *rx_hw_stats;
  12897. int rx_stats_sent_cnt = 0;
  12898. uint32_t last_rx_mpdu_received;
  12899. uint32_t last_rx_mpdu_missed;
  12900. if (!vdev) {
  12901. dp_err("vdev is null for vdev_id: %u", vdev_id);
  12902. status = QDF_STATUS_E_INVAL;
  12903. goto out;
  12904. }
  12905. peer = dp_vdev_bss_peer_ref_n_get(soc, vdev, DP_MOD_ID_CDP);
  12906. if (!peer) {
  12907. dp_err("Peer is NULL");
  12908. status = QDF_STATUS_E_INVAL;
  12909. goto out;
  12910. }
  12911. rx_hw_stats = qdf_mem_malloc(sizeof(*rx_hw_stats));
  12912. if (!rx_hw_stats) {
  12913. dp_err("malloc failed for hw stats structure");
  12914. status = QDF_STATUS_E_INVAL;
  12915. goto out;
  12916. }
  12917. qdf_event_reset(&soc->rx_hw_stats_event);
  12918. qdf_spin_lock_bh(&soc->rx_hw_stats_lock);
  12919. /* save the last soc cumulative stats and reset it to 0 */
  12920. last_rx_mpdu_received = soc->ext_stats.rx_mpdu_received;
  12921. last_rx_mpdu_missed = soc->ext_stats.rx_mpdu_missed;
  12922. soc->ext_stats.rx_mpdu_received = 0;
  12923. soc->ext_stats.rx_mpdu_missed = 0;
  12924. dp_debug("HW stats query start");
  12925. rx_stats_sent_cnt =
  12926. dp_peer_rxtid_stats(peer, dp_rx_hw_stats_cb, rx_hw_stats);
  12927. if (!rx_stats_sent_cnt) {
  12928. dp_err("no tid stats sent successfully");
  12929. qdf_mem_free(rx_hw_stats);
  12930. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12931. status = QDF_STATUS_E_INVAL;
  12932. goto out;
  12933. }
  12934. qdf_atomic_set(&rx_hw_stats->pending_tid_stats_cnt,
  12935. rx_stats_sent_cnt);
  12936. rx_hw_stats->is_query_timeout = false;
  12937. soc->is_last_stats_ctx_init = true;
  12938. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12939. status = qdf_wait_single_event(&soc->rx_hw_stats_event,
  12940. DP_REO_STATUS_STATS_TIMEOUT);
  12941. dp_debug("HW stats query end with %d", rx_stats_sent_cnt);
  12942. qdf_spin_lock_bh(&soc->rx_hw_stats_lock);
  12943. if (status != QDF_STATUS_SUCCESS) {
  12944. dp_info("partial rx hw stats event collected with %d",
  12945. qdf_atomic_read(
  12946. &rx_hw_stats->pending_tid_stats_cnt));
  12947. if (soc->is_last_stats_ctx_init)
  12948. rx_hw_stats->is_query_timeout = true;
  12949. /*
  12950. * If query timeout happened, use the last saved stats
  12951. * for this time query.
  12952. */
  12953. soc->ext_stats.rx_mpdu_received = last_rx_mpdu_received;
  12954. soc->ext_stats.rx_mpdu_missed = last_rx_mpdu_missed;
  12955. DP_STATS_INC(soc, rx.rx_hw_stats_timeout, 1);
  12956. }
  12957. qdf_spin_unlock_bh(&soc->rx_hw_stats_lock);
  12958. out:
  12959. if (peer)
  12960. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  12961. if (vdev)
  12962. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  12963. DP_STATS_INC(soc, rx.rx_hw_stats_requested, 1);
  12964. return status;
  12965. }
  12966. /**
  12967. * dp_reset_rx_hw_ext_stats() - Reset rx hardware ext stats
  12968. * @soc_hdl: soc handle
  12969. *
  12970. * Return: None
  12971. */
  12972. static
  12973. void dp_reset_rx_hw_ext_stats(struct cdp_soc_t *soc_hdl)
  12974. {
  12975. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  12976. soc->ext_stats.rx_mpdu_received = 0;
  12977. soc->ext_stats.rx_mpdu_missed = 0;
  12978. }
  12979. #endif /* WLAN_FEATURE_STATS_EXT */
  12980. static
  12981. uint32_t dp_get_tx_rings_grp_bitmap(struct cdp_soc_t *soc_hdl)
  12982. {
  12983. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  12984. return soc->wlan_cfg_ctx->tx_rings_grp_bitmap;
  12985. }
  12986. #ifdef WLAN_FEATURE_MARK_FIRST_WAKEUP_PACKET
  12987. /**
  12988. * dp_mark_first_wakeup_packet() - set flag to indicate that
  12989. * fw is compatible for marking first packet after wow wakeup
  12990. * @soc_hdl: Datapath soc handle
  12991. * @pdev_id: id of data path pdev handle
  12992. * @value: 1 for enabled/ 0 for disabled
  12993. *
  12994. * Return: None
  12995. */
  12996. static void dp_mark_first_wakeup_packet(struct cdp_soc_t *soc_hdl,
  12997. uint8_t pdev_id, uint8_t value)
  12998. {
  12999. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13000. struct dp_pdev *pdev;
  13001. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13002. if (!pdev) {
  13003. dp_err("pdev is NULL");
  13004. return;
  13005. }
  13006. pdev->is_first_wakeup_packet = value;
  13007. }
  13008. #endif
  13009. #ifdef WLAN_FEATURE_PEER_TXQ_FLUSH_CONF
  13010. /**
  13011. * dp_set_peer_txq_flush_config() - Set the peer txq flush configuration
  13012. * @soc_hdl: Opaque handle to the DP soc object
  13013. * @vdev_id: VDEV identifier
  13014. * @mac: MAC address of the peer
  13015. * @ac: access category mask
  13016. * @tid: TID mask
  13017. * @policy: Flush policy
  13018. *
  13019. * Return: 0 on success, errno on failure
  13020. */
  13021. static int dp_set_peer_txq_flush_config(struct cdp_soc_t *soc_hdl,
  13022. uint8_t vdev_id, uint8_t *mac,
  13023. uint8_t ac, uint32_t tid,
  13024. enum cdp_peer_txq_flush_policy policy)
  13025. {
  13026. struct dp_soc *soc;
  13027. if (!soc_hdl) {
  13028. dp_err("soc is null");
  13029. return -EINVAL;
  13030. }
  13031. soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13032. return target_if_peer_txq_flush_config(soc->ctrl_psoc, vdev_id,
  13033. mac, ac, tid, policy);
  13034. }
  13035. #endif
  13036. #ifdef CONNECTIVITY_PKTLOG
  13037. /**
  13038. * dp_register_packetdump_callback() - registers
  13039. * tx data packet, tx mgmt. packet and rx data packet
  13040. * dump callback handler.
  13041. *
  13042. * @soc_hdl: Datapath soc handle
  13043. * @pdev_id: id of data path pdev handle
  13044. * @dp_tx_packetdump_cb: tx packetdump cb
  13045. * @dp_rx_packetdump_cb: rx packetdump cb
  13046. *
  13047. * This function is used to register tx data pkt, tx mgmt.
  13048. * pkt and rx data pkt dump callback
  13049. *
  13050. * Return: None
  13051. *
  13052. */
  13053. static inline
  13054. void dp_register_packetdump_callback(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  13055. ol_txrx_pktdump_cb dp_tx_packetdump_cb,
  13056. ol_txrx_pktdump_cb dp_rx_packetdump_cb)
  13057. {
  13058. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13059. struct dp_pdev *pdev;
  13060. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13061. if (!pdev) {
  13062. dp_err("pdev is NULL!");
  13063. return;
  13064. }
  13065. pdev->dp_tx_packetdump_cb = dp_tx_packetdump_cb;
  13066. pdev->dp_rx_packetdump_cb = dp_rx_packetdump_cb;
  13067. }
  13068. /**
  13069. * dp_deregister_packetdump_callback() - deregidters
  13070. * tx data packet, tx mgmt. packet and rx data packet
  13071. * dump callback handler
  13072. * @soc_hdl: Datapath soc handle
  13073. * @pdev_id: id of data path pdev handle
  13074. *
  13075. * This function is used to deregidter tx data pkt.,
  13076. * tx mgmt. pkt and rx data pkt. dump callback
  13077. *
  13078. * Return: None
  13079. *
  13080. */
  13081. static inline
  13082. void dp_deregister_packetdump_callback(struct cdp_soc_t *soc_hdl,
  13083. uint8_t pdev_id)
  13084. {
  13085. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13086. struct dp_pdev *pdev;
  13087. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13088. if (!pdev) {
  13089. dp_err("pdev is NULL!");
  13090. return;
  13091. }
  13092. pdev->dp_tx_packetdump_cb = NULL;
  13093. pdev->dp_rx_packetdump_cb = NULL;
  13094. }
  13095. #endif
  13096. #ifdef FEATURE_RX_LINKSPEED_ROAM_TRIGGER
  13097. /**
  13098. * dp_set_bus_vote_lvl_high() - Take a vote on bus bandwidth from dp
  13099. * @soc_hdl: Datapath soc handle
  13100. * @high: whether the bus bw is high or not
  13101. *
  13102. * Return: void
  13103. */
  13104. static void
  13105. dp_set_bus_vote_lvl_high(ol_txrx_soc_handle soc_hdl, bool high)
  13106. {
  13107. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13108. soc->high_throughput = high;
  13109. }
  13110. /**
  13111. * dp_get_bus_vote_lvl_high() - get bus bandwidth vote to dp
  13112. * @soc_hdl: Datapath soc handle
  13113. *
  13114. * Return: bool
  13115. */
  13116. static bool
  13117. dp_get_bus_vote_lvl_high(ol_txrx_soc_handle soc_hdl)
  13118. {
  13119. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13120. return soc->high_throughput;
  13121. }
  13122. #endif
  13123. #ifdef DP_PEER_EXTENDED_API
  13124. static struct cdp_misc_ops dp_ops_misc = {
  13125. #ifdef FEATURE_WLAN_TDLS
  13126. .tx_non_std = dp_tx_non_std,
  13127. #endif /* FEATURE_WLAN_TDLS */
  13128. .get_opmode = dp_get_opmode,
  13129. #ifdef FEATURE_RUNTIME_PM
  13130. .runtime_suspend = dp_runtime_suspend,
  13131. .runtime_resume = dp_runtime_resume,
  13132. #endif /* FEATURE_RUNTIME_PM */
  13133. .get_num_rx_contexts = dp_get_num_rx_contexts,
  13134. .get_tx_ack_stats = dp_tx_get_success_ack_stats,
  13135. #ifdef WLAN_SUPPORT_DATA_STALL
  13136. .txrx_data_stall_cb_register = dp_register_data_stall_detect_cb,
  13137. .txrx_data_stall_cb_deregister = dp_deregister_data_stall_detect_cb,
  13138. .txrx_post_data_stall_event = dp_txrx_post_data_stall_event,
  13139. #endif
  13140. #ifdef WLAN_FEATURE_STATS_EXT
  13141. .txrx_ext_stats_request = dp_txrx_ext_stats_request,
  13142. .request_rx_hw_stats = dp_request_rx_hw_stats,
  13143. .reset_rx_hw_ext_stats = dp_reset_rx_hw_ext_stats,
  13144. #endif /* WLAN_FEATURE_STATS_EXT */
  13145. .vdev_inform_ll_conn = dp_vdev_inform_ll_conn,
  13146. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  13147. .set_swlm_enable = dp_soc_set_swlm_enable,
  13148. .is_swlm_enabled = dp_soc_is_swlm_enabled,
  13149. #endif
  13150. .display_txrx_hw_info = dp_display_srng_info,
  13151. .get_tx_rings_grp_bitmap = dp_get_tx_rings_grp_bitmap,
  13152. #ifdef WLAN_FEATURE_MARK_FIRST_WAKEUP_PACKET
  13153. .mark_first_wakeup_packet = dp_mark_first_wakeup_packet,
  13154. #endif
  13155. #ifdef WLAN_FEATURE_PEER_TXQ_FLUSH_CONF
  13156. .set_peer_txq_flush_config = dp_set_peer_txq_flush_config,
  13157. #endif
  13158. #ifdef CONNECTIVITY_PKTLOG
  13159. .register_pktdump_cb = dp_register_packetdump_callback,
  13160. .unregister_pktdump_cb = dp_deregister_packetdump_callback,
  13161. #endif
  13162. #ifdef FEATURE_RX_LINKSPEED_ROAM_TRIGGER
  13163. .set_bus_vote_lvl_high = dp_set_bus_vote_lvl_high,
  13164. .get_bus_vote_lvl_high = dp_get_bus_vote_lvl_high,
  13165. #endif
  13166. };
  13167. #endif
  13168. #ifdef DP_FLOW_CTL
  13169. static struct cdp_flowctl_ops dp_ops_flowctl = {
  13170. /* WIFI 3.0 DP implement as required. */
  13171. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  13172. .flow_pool_map_handler = dp_tx_flow_pool_map,
  13173. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  13174. .register_pause_cb = dp_txrx_register_pause_cb,
  13175. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  13176. .tx_desc_thresh_reached = dp_tx_desc_thresh_reached,
  13177. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  13178. };
  13179. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  13180. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13181. };
  13182. #endif
  13183. #ifdef IPA_OFFLOAD
  13184. static struct cdp_ipa_ops dp_ops_ipa = {
  13185. .ipa_get_resource = dp_ipa_get_resource,
  13186. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  13187. .ipa_iounmap_doorbell_vaddr = dp_ipa_iounmap_doorbell_vaddr,
  13188. .ipa_op_response = dp_ipa_op_response,
  13189. .ipa_register_op_cb = dp_ipa_register_op_cb,
  13190. .ipa_deregister_op_cb = dp_ipa_deregister_op_cb,
  13191. .ipa_get_stat = dp_ipa_get_stat,
  13192. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  13193. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  13194. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  13195. .ipa_setup = dp_ipa_setup,
  13196. .ipa_cleanup = dp_ipa_cleanup,
  13197. .ipa_setup_iface = dp_ipa_setup_iface,
  13198. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  13199. .ipa_enable_pipes = dp_ipa_enable_pipes,
  13200. .ipa_disable_pipes = dp_ipa_disable_pipes,
  13201. .ipa_set_perf_level = dp_ipa_set_perf_level,
  13202. .ipa_rx_intrabss_fwd = dp_ipa_rx_intrabss_fwd,
  13203. .ipa_tx_buf_smmu_mapping = dp_ipa_tx_buf_smmu_mapping,
  13204. .ipa_tx_buf_smmu_unmapping = dp_ipa_tx_buf_smmu_unmapping,
  13205. #ifdef QCA_ENHANCED_STATS_SUPPORT
  13206. .ipa_update_peer_rx_stats = dp_ipa_update_peer_rx_stats,
  13207. #endif
  13208. #ifdef IPA_WDS_EASYMESH_FEATURE
  13209. .ipa_ast_create = dp_ipa_ast_create,
  13210. #endif
  13211. };
  13212. #endif
  13213. #ifdef DP_POWER_SAVE
  13214. static QDF_STATUS dp_bus_suspend(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13215. {
  13216. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13217. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13218. int timeout = SUSPEND_DRAIN_WAIT;
  13219. int drain_wait_delay = 50; /* 50 ms */
  13220. int32_t tx_pending;
  13221. if (qdf_unlikely(!pdev)) {
  13222. dp_err("pdev is NULL");
  13223. return QDF_STATUS_E_INVAL;
  13224. }
  13225. /* Abort if there are any pending TX packets */
  13226. while ((tx_pending = dp_get_tx_pending((struct cdp_pdev *)pdev))) {
  13227. qdf_sleep(drain_wait_delay);
  13228. if (timeout <= 0) {
  13229. dp_info("TX frames are pending %d, abort suspend",
  13230. tx_pending);
  13231. dp_find_missing_tx_comp(soc);
  13232. return QDF_STATUS_E_TIMEOUT;
  13233. }
  13234. timeout = timeout - drain_wait_delay;
  13235. }
  13236. if (soc->intr_mode == DP_INTR_POLL)
  13237. qdf_timer_stop(&soc->int_timer);
  13238. /* Stop monitor reap timer and reap any pending frames in ring */
  13239. dp_monitor_reap_timer_suspend(soc);
  13240. dp_suspend_fse_cache_flush(soc);
  13241. dp_rx_fst_update_pm_suspend_status(soc, true);
  13242. return QDF_STATUS_SUCCESS;
  13243. }
  13244. static QDF_STATUS dp_bus_resume(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13245. {
  13246. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13247. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13248. uint8_t i;
  13249. if (qdf_unlikely(!pdev)) {
  13250. dp_err("pdev is NULL");
  13251. return QDF_STATUS_E_INVAL;
  13252. }
  13253. if (soc->intr_mode == DP_INTR_POLL)
  13254. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  13255. /* Start monitor reap timer */
  13256. dp_monitor_reap_timer_start(soc, CDP_MON_REAP_SOURCE_ANY);
  13257. dp_resume_fse_cache_flush(soc);
  13258. for (i = 0; i < soc->num_tcl_data_rings; i++)
  13259. dp_flush_ring_hptp(soc, soc->tcl_data_ring[i].hal_srng);
  13260. dp_flush_ring_hptp(soc, soc->reo_cmd_ring.hal_srng);
  13261. dp_rx_fst_update_pm_suspend_status(soc, false);
  13262. dp_rx_fst_requeue_wq(soc);
  13263. return QDF_STATUS_SUCCESS;
  13264. }
  13265. /**
  13266. * dp_process_wow_ack_rsp() - process wow ack response
  13267. * @soc_hdl: datapath soc handle
  13268. * @pdev_id: data path pdev handle id
  13269. *
  13270. * Return: none
  13271. */
  13272. static void dp_process_wow_ack_rsp(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13273. {
  13274. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13275. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13276. if (qdf_unlikely(!pdev)) {
  13277. dp_err("pdev is NULL");
  13278. return;
  13279. }
  13280. /*
  13281. * As part of wow enable FW disables the mon status ring and in wow ack
  13282. * response from FW reap mon status ring to make sure no packets pending
  13283. * in the ring.
  13284. */
  13285. dp_monitor_reap_timer_suspend(soc);
  13286. }
  13287. /**
  13288. * dp_process_target_suspend_req() - process target suspend request
  13289. * @soc_hdl: datapath soc handle
  13290. * @pdev_id: data path pdev handle id
  13291. *
  13292. * Return: none
  13293. */
  13294. static void dp_process_target_suspend_req(struct cdp_soc_t *soc_hdl,
  13295. uint8_t pdev_id)
  13296. {
  13297. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13298. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13299. if (qdf_unlikely(!pdev)) {
  13300. dp_err("pdev is NULL");
  13301. return;
  13302. }
  13303. /* Stop monitor reap timer and reap any pending frames in ring */
  13304. dp_monitor_reap_timer_suspend(soc);
  13305. }
  13306. static struct cdp_bus_ops dp_ops_bus = {
  13307. .bus_suspend = dp_bus_suspend,
  13308. .bus_resume = dp_bus_resume,
  13309. .process_wow_ack_rsp = dp_process_wow_ack_rsp,
  13310. .process_target_suspend_req = dp_process_target_suspend_req
  13311. };
  13312. #endif
  13313. #ifdef DP_FLOW_CTL
  13314. static struct cdp_throttle_ops dp_ops_throttle = {
  13315. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13316. };
  13317. static struct cdp_cfg_ops dp_ops_cfg = {
  13318. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13319. };
  13320. #endif
  13321. #ifdef DP_PEER_EXTENDED_API
  13322. static struct cdp_ocb_ops dp_ops_ocb = {
  13323. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  13324. };
  13325. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  13326. .clear_stats = dp_txrx_clear_dump_stats,
  13327. };
  13328. static struct cdp_peer_ops dp_ops_peer = {
  13329. .register_peer = dp_register_peer,
  13330. .clear_peer = dp_clear_peer,
  13331. .find_peer_exist = dp_find_peer_exist,
  13332. .find_peer_exist_on_vdev = dp_find_peer_exist_on_vdev,
  13333. .find_peer_exist_on_other_vdev = dp_find_peer_exist_on_other_vdev,
  13334. .peer_state_update = dp_peer_state_update,
  13335. .get_vdevid = dp_get_vdevid,
  13336. .get_vdev_by_peer_addr = dp_get_vdev_by_peer_addr,
  13337. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  13338. .get_peer_state = dp_get_peer_state,
  13339. .peer_flush_frags = dp_peer_flush_frags,
  13340. .set_peer_as_tdls_peer = dp_set_peer_as_tdls_peer,
  13341. };
  13342. #endif
  13343. static void dp_soc_txrx_ops_attach(struct dp_soc *soc)
  13344. {
  13345. soc->cdp_soc.ops->cmn_drv_ops = &dp_ops_cmn;
  13346. soc->cdp_soc.ops->ctrl_ops = &dp_ops_ctrl;
  13347. soc->cdp_soc.ops->me_ops = &dp_ops_me;
  13348. soc->cdp_soc.ops->host_stats_ops = &dp_ops_host_stats;
  13349. soc->cdp_soc.ops->wds_ops = &dp_ops_wds;
  13350. soc->cdp_soc.ops->raw_ops = &dp_ops_raw;
  13351. #ifdef PEER_FLOW_CONTROL
  13352. soc->cdp_soc.ops->pflow_ops = &dp_ops_pflow;
  13353. #endif /* PEER_FLOW_CONTROL */
  13354. #ifdef DP_PEER_EXTENDED_API
  13355. soc->cdp_soc.ops->misc_ops = &dp_ops_misc;
  13356. soc->cdp_soc.ops->ocb_ops = &dp_ops_ocb;
  13357. soc->cdp_soc.ops->peer_ops = &dp_ops_peer;
  13358. soc->cdp_soc.ops->mob_stats_ops = &dp_ops_mob_stats;
  13359. #endif
  13360. #ifdef DP_FLOW_CTL
  13361. soc->cdp_soc.ops->cfg_ops = &dp_ops_cfg;
  13362. soc->cdp_soc.ops->flowctl_ops = &dp_ops_flowctl;
  13363. soc->cdp_soc.ops->l_flowctl_ops = &dp_ops_l_flowctl;
  13364. soc->cdp_soc.ops->throttle_ops = &dp_ops_throttle;
  13365. #endif
  13366. #ifdef IPA_OFFLOAD
  13367. soc->cdp_soc.ops->ipa_ops = &dp_ops_ipa;
  13368. #endif
  13369. #ifdef DP_POWER_SAVE
  13370. soc->cdp_soc.ops->bus_ops = &dp_ops_bus;
  13371. #endif
  13372. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  13373. soc->cdp_soc.ops->cfr_ops = &dp_ops_cfr;
  13374. #endif
  13375. #ifdef WLAN_SUPPORT_MSCS
  13376. soc->cdp_soc.ops->mscs_ops = &dp_ops_mscs;
  13377. #endif
  13378. #ifdef WLAN_SUPPORT_MESH_LATENCY
  13379. soc->cdp_soc.ops->mesh_latency_ops = &dp_ops_mesh_latency;
  13380. #endif
  13381. #ifdef CONFIG_SAWF_DEF_QUEUES
  13382. soc->cdp_soc.ops->sawf_ops = &dp_ops_sawf;
  13383. #endif
  13384. #ifdef WLAN_SUPPORT_SCS
  13385. soc->cdp_soc.ops->scs_ops = &dp_ops_scs;
  13386. #endif
  13387. };
  13388. void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  13389. {
  13390. uint32_t i;
  13391. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  13392. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  13393. }
  13394. }
  13395. qdf_export_symbol(dp_soc_set_txrx_ring_map);
  13396. #if defined(QCA_WIFI_QCA8074) || defined(QCA_WIFI_QCA6018) || \
  13397. defined(QCA_WIFI_QCA5018) || defined(QCA_WIFI_QCA9574) || \
  13398. defined(QCA_WIFI_QCA5332)
  13399. /**
  13400. * dp_soc_attach_wifi3() - Attach txrx SOC
  13401. * @ctrl_psoc: Opaque SOC handle from control plane
  13402. * @params: SOC attach params
  13403. *
  13404. * Return: DP SOC handle on success, NULL on failure
  13405. */
  13406. struct cdp_soc_t *
  13407. dp_soc_attach_wifi3(struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  13408. struct cdp_soc_attach_params *params)
  13409. {
  13410. struct dp_soc *dp_soc = NULL;
  13411. dp_soc = dp_soc_attach(ctrl_psoc, params);
  13412. return dp_soc_to_cdp_soc_t(dp_soc);
  13413. }
  13414. static inline void dp_soc_set_def_pdev(struct dp_soc *soc)
  13415. {
  13416. int lmac_id;
  13417. for (lmac_id = 0; lmac_id < MAX_NUM_LMAC_HW; lmac_id++) {
  13418. /*Set default host PDEV ID for lmac_id*/
  13419. wlan_cfg_set_pdev_idx(soc->wlan_cfg_ctx,
  13420. INVALID_PDEV_ID, lmac_id);
  13421. }
  13422. }
  13423. static uint32_t
  13424. dp_get_link_desc_id_start(uint16_t arch_id)
  13425. {
  13426. switch (arch_id) {
  13427. case CDP_ARCH_TYPE_LI:
  13428. return LINK_DESC_ID_START_21_BITS_COOKIE;
  13429. case CDP_ARCH_TYPE_BE:
  13430. return LINK_DESC_ID_START_20_BITS_COOKIE;
  13431. default:
  13432. dp_err("unknown arch_id 0x%x", arch_id);
  13433. QDF_BUG(0);
  13434. return LINK_DESC_ID_START_21_BITS_COOKIE;
  13435. }
  13436. }
  13437. /**
  13438. * dp_soc_attach() - Attach txrx SOC
  13439. * @ctrl_psoc: Opaque SOC handle from control plane
  13440. * @params: SOC attach params
  13441. *
  13442. * Return: DP SOC handle on success, NULL on failure
  13443. */
  13444. static struct dp_soc *
  13445. dp_soc_attach(struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  13446. struct cdp_soc_attach_params *params)
  13447. {
  13448. struct dp_soc *soc = NULL;
  13449. uint16_t arch_id;
  13450. struct hif_opaque_softc *hif_handle = params->hif_handle;
  13451. qdf_device_t qdf_osdev = params->qdf_osdev;
  13452. struct ol_if_ops *ol_ops = params->ol_ops;
  13453. uint16_t device_id = params->device_id;
  13454. if (!hif_handle) {
  13455. dp_err("HIF handle is NULL");
  13456. goto fail0;
  13457. }
  13458. arch_id = cdp_get_arch_type_from_devid(device_id);
  13459. soc = qdf_mem_malloc(dp_get_soc_context_size(device_id));
  13460. if (!soc) {
  13461. dp_err("DP SOC memory allocation failed");
  13462. goto fail0;
  13463. }
  13464. dp_info("soc memory allocated %pK", soc);
  13465. soc->hif_handle = hif_handle;
  13466. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  13467. if (!soc->hal_soc)
  13468. goto fail1;
  13469. hif_get_cmem_info(soc->hif_handle,
  13470. &soc->cmem_base,
  13471. &soc->cmem_total_size);
  13472. soc->cmem_avail_size = soc->cmem_total_size;
  13473. soc->device_id = device_id;
  13474. soc->cdp_soc.ops =
  13475. (struct cdp_ops *)qdf_mem_malloc(sizeof(struct cdp_ops));
  13476. if (!soc->cdp_soc.ops)
  13477. goto fail1;
  13478. dp_soc_txrx_ops_attach(soc);
  13479. soc->cdp_soc.ol_ops = ol_ops;
  13480. soc->ctrl_psoc = ctrl_psoc;
  13481. soc->osdev = qdf_osdev;
  13482. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  13483. hal_rx_get_tlv_size(soc->hal_soc, &soc->rx_pkt_tlv_size,
  13484. &soc->rx_mon_pkt_tlv_size);
  13485. soc->idle_link_bm_id = hal_get_idle_link_bm_id(soc->hal_soc,
  13486. params->mlo_chip_id);
  13487. soc->features.dmac_cmn_src_rxbuf_ring_enabled =
  13488. hal_dmac_cmn_src_rxbuf_ring_get(soc->hal_soc);
  13489. soc->arch_id = arch_id;
  13490. soc->link_desc_id_start =
  13491. dp_get_link_desc_id_start(soc->arch_id);
  13492. dp_configure_arch_ops(soc);
  13493. /* Reset wbm sg list and flags */
  13494. dp_rx_wbm_sg_list_reset(soc);
  13495. dp_soc_cfg_history_attach(soc);
  13496. dp_soc_tx_hw_desc_history_attach(soc);
  13497. dp_soc_rx_history_attach(soc);
  13498. dp_soc_mon_status_ring_history_attach(soc);
  13499. dp_soc_tx_history_attach(soc);
  13500. wlan_set_srng_cfg(&soc->wlan_srng_cfg);
  13501. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  13502. if (!soc->wlan_cfg_ctx) {
  13503. dp_err("wlan_cfg_ctx failed\n");
  13504. goto fail2;
  13505. }
  13506. dp_soc_cfg_attach(soc);
  13507. if (dp_hw_link_desc_pool_banks_alloc(soc, WLAN_INVALID_PDEV_ID)) {
  13508. dp_err("failed to allocate link desc pool banks");
  13509. goto fail3;
  13510. }
  13511. if (dp_hw_link_desc_ring_alloc(soc)) {
  13512. dp_err("failed to allocate link_desc_ring");
  13513. goto fail4;
  13514. }
  13515. if (!QDF_IS_STATUS_SUCCESS(soc->arch_ops.txrx_soc_attach(soc,
  13516. params))) {
  13517. dp_err("unable to do target specific attach");
  13518. goto fail5;
  13519. }
  13520. if (dp_soc_srng_alloc(soc)) {
  13521. dp_err("failed to allocate soc srng rings");
  13522. goto fail6;
  13523. }
  13524. if (dp_soc_tx_desc_sw_pools_alloc(soc)) {
  13525. dp_err("dp_soc_tx_desc_sw_pools_alloc failed");
  13526. goto fail7;
  13527. }
  13528. if (!dp_monitor_modularized_enable()) {
  13529. if (dp_mon_soc_attach_wrapper(soc)) {
  13530. dp_err("failed to attach monitor");
  13531. goto fail8;
  13532. }
  13533. }
  13534. if (hal_reo_shared_qaddr_setup((hal_soc_handle_t)soc->hal_soc,
  13535. &soc->reo_qref)
  13536. != QDF_STATUS_SUCCESS) {
  13537. dp_err("unable to setup reo shared qaddr");
  13538. goto fail9;
  13539. }
  13540. if (dp_sysfs_initialize_stats(soc) != QDF_STATUS_SUCCESS) {
  13541. dp_err("failed to initialize dp stats sysfs file");
  13542. dp_sysfs_deinitialize_stats(soc);
  13543. }
  13544. dp_soc_swlm_attach(soc);
  13545. dp_soc_set_interrupt_mode(soc);
  13546. dp_soc_set_def_pdev(soc);
  13547. dp_info("Mem stats: DMA = %u HEAP = %u SKB = %u",
  13548. qdf_dma_mem_stats_read(),
  13549. qdf_heap_mem_stats_read(),
  13550. qdf_skb_total_mem_stats_read());
  13551. return soc;
  13552. fail9:
  13553. if (!dp_monitor_modularized_enable())
  13554. dp_mon_soc_detach_wrapper(soc);
  13555. fail8:
  13556. dp_soc_tx_desc_sw_pools_free(soc);
  13557. fail7:
  13558. dp_soc_srng_free(soc);
  13559. fail6:
  13560. soc->arch_ops.txrx_soc_detach(soc);
  13561. fail5:
  13562. dp_hw_link_desc_ring_free(soc);
  13563. fail4:
  13564. dp_hw_link_desc_pool_banks_free(soc, WLAN_INVALID_PDEV_ID);
  13565. fail3:
  13566. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  13567. fail2:
  13568. qdf_mem_free(soc->cdp_soc.ops);
  13569. fail1:
  13570. qdf_mem_free(soc);
  13571. fail0:
  13572. return NULL;
  13573. }
  13574. /**
  13575. * dp_soc_init() - Initialize txrx SOC
  13576. * @soc: Opaque DP SOC handle
  13577. * @htc_handle: Opaque HTC handle
  13578. * @hif_handle: Opaque HIF handle
  13579. *
  13580. * Return: DP SOC handle on success, NULL on failure
  13581. */
  13582. static void *dp_soc_init(struct dp_soc *soc, HTC_HANDLE htc_handle,
  13583. struct hif_opaque_softc *hif_handle)
  13584. {
  13585. struct htt_soc *htt_soc = (struct htt_soc *)soc->htt_handle;
  13586. bool is_monitor_mode = false;
  13587. uint8_t i;
  13588. int num_dp_msi;
  13589. wlan_minidump_log(soc, sizeof(*soc), soc->ctrl_psoc,
  13590. WLAN_MD_DP_SOC, "dp_soc");
  13591. soc->hif_handle = hif_handle;
  13592. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  13593. if (!soc->hal_soc)
  13594. goto fail0;
  13595. if (!QDF_IS_STATUS_SUCCESS(soc->arch_ops.txrx_soc_init(soc))) {
  13596. dp_err("unable to do target specific init");
  13597. goto fail0;
  13598. }
  13599. htt_soc = htt_soc_attach(soc, htc_handle);
  13600. if (!htt_soc)
  13601. goto fail1;
  13602. soc->htt_handle = htt_soc;
  13603. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  13604. goto fail2;
  13605. htt_set_htc_handle(htt_soc, htc_handle);
  13606. dp_soc_cfg_init(soc);
  13607. dp_monitor_soc_cfg_init(soc);
  13608. /* Reset/Initialize wbm sg list and flags */
  13609. dp_rx_wbm_sg_list_reset(soc);
  13610. /* Note: Any SRNG ring initialization should happen only after
  13611. * Interrupt mode is set and followed by filling up the
  13612. * interrupt mask. IT SHOULD ALWAYS BE IN THIS ORDER.
  13613. */
  13614. dp_soc_set_interrupt_mode(soc);
  13615. if (soc->cdp_soc.ol_ops->get_con_mode &&
  13616. soc->cdp_soc.ol_ops->get_con_mode() ==
  13617. QDF_GLOBAL_MONITOR_MODE) {
  13618. is_monitor_mode = true;
  13619. soc->curr_rx_pkt_tlv_size = soc->rx_mon_pkt_tlv_size;
  13620. } else {
  13621. soc->curr_rx_pkt_tlv_size = soc->rx_pkt_tlv_size;
  13622. }
  13623. num_dp_msi = dp_get_num_msi_available(soc, soc->intr_mode);
  13624. if (num_dp_msi < 0) {
  13625. dp_init_err("%pK: dp_interrupt assignment failed", soc);
  13626. goto fail3;
  13627. }
  13628. wlan_cfg_fill_interrupt_mask(soc->wlan_cfg_ctx, num_dp_msi,
  13629. soc->intr_mode, is_monitor_mode);
  13630. /* initialize WBM_IDLE_LINK ring */
  13631. if (dp_hw_link_desc_ring_init(soc)) {
  13632. dp_init_err("%pK: dp_hw_link_desc_ring_init failed", soc);
  13633. goto fail3;
  13634. }
  13635. dp_link_desc_ring_replenish(soc, WLAN_INVALID_PDEV_ID);
  13636. if (dp_soc_srng_init(soc)) {
  13637. dp_init_err("%pK: dp_soc_srng_init failed", soc);
  13638. goto fail4;
  13639. }
  13640. if (htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc,
  13641. htt_get_htc_handle(htt_soc),
  13642. soc->hal_soc, soc->osdev) == NULL)
  13643. goto fail5;
  13644. /* Initialize descriptors in TCL Rings */
  13645. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  13646. hal_tx_init_data_ring(soc->hal_soc,
  13647. soc->tcl_data_ring[i].hal_srng);
  13648. }
  13649. if (dp_soc_tx_desc_sw_pools_init(soc)) {
  13650. dp_init_err("%pK: dp_tx_soc_attach failed", soc);
  13651. goto fail6;
  13652. }
  13653. if (soc->arch_ops.txrx_soc_ppeds_start) {
  13654. if (soc->arch_ops.txrx_soc_ppeds_start(soc)) {
  13655. dp_init_err("%pK: ppeds start failed", soc);
  13656. goto fail7;
  13657. }
  13658. }
  13659. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  13660. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  13661. soc->cce_disable = false;
  13662. soc->max_ast_ageout_count = MAX_AST_AGEOUT_COUNT;
  13663. soc->sta_mode_search_policy = DP_TX_ADDR_SEARCH_ADDR_POLICY;
  13664. qdf_mem_zero(&soc->vdev_id_map, sizeof(soc->vdev_id_map));
  13665. qdf_spinlock_create(&soc->vdev_map_lock);
  13666. qdf_atomic_init(&soc->num_tx_outstanding);
  13667. qdf_atomic_init(&soc->num_tx_exception);
  13668. soc->num_tx_allowed =
  13669. wlan_cfg_get_dp_soc_tx_device_limit(soc->wlan_cfg_ctx);
  13670. soc->num_tx_spl_allowed =
  13671. wlan_cfg_get_dp_soc_tx_spl_device_limit(soc->wlan_cfg_ctx);
  13672. soc->num_reg_tx_allowed = soc->num_tx_allowed - soc->num_tx_spl_allowed;
  13673. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  13674. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  13675. CDP_CFG_MAX_PEER_ID);
  13676. if (ret != -EINVAL)
  13677. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  13678. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  13679. CDP_CFG_CCE_DISABLE);
  13680. if (ret == 1)
  13681. soc->cce_disable = true;
  13682. }
  13683. /*
  13684. * Skip registering hw ring interrupts for WMAC2 on IPQ6018
  13685. * and IPQ5018 WMAC2 is not there in these platforms.
  13686. */
  13687. if (hal_get_target_type(soc->hal_soc) == TARGET_TYPE_QCA6018 ||
  13688. soc->disable_mac2_intr)
  13689. dp_soc_disable_unused_mac_intr_mask(soc, 0x2);
  13690. /*
  13691. * Skip registering hw ring interrupts for WMAC1 on IPQ5018
  13692. * WMAC1 is not there in this platform.
  13693. */
  13694. if (soc->disable_mac1_intr)
  13695. dp_soc_disable_unused_mac_intr_mask(soc, 0x1);
  13696. /* setup the global rx defrag waitlist */
  13697. TAILQ_INIT(&soc->rx.defrag.waitlist);
  13698. soc->rx.defrag.timeout_ms =
  13699. wlan_cfg_get_rx_defrag_min_timeout(soc->wlan_cfg_ctx);
  13700. soc->rx.defrag.next_flush_ms = 0;
  13701. soc->rx.flags.defrag_timeout_check =
  13702. wlan_cfg_get_defrag_timeout_check(soc->wlan_cfg_ctx);
  13703. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  13704. dp_monitor_soc_init(soc);
  13705. qdf_atomic_set(&soc->cmn_init_done, 1);
  13706. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  13707. qdf_spinlock_create(&soc->ast_lock);
  13708. dp_peer_mec_spinlock_create(soc);
  13709. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  13710. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  13711. INIT_RX_HW_STATS_LOCK(soc);
  13712. qdf_nbuf_queue_init(&soc->invalid_buf_queue);
  13713. /* fill the tx/rx cpu ring map*/
  13714. dp_soc_set_txrx_ring_map(soc);
  13715. TAILQ_INIT(&soc->inactive_peer_list);
  13716. qdf_spinlock_create(&soc->inactive_peer_list_lock);
  13717. TAILQ_INIT(&soc->inactive_vdev_list);
  13718. qdf_spinlock_create(&soc->inactive_vdev_list_lock);
  13719. qdf_spinlock_create(&soc->htt_stats.lock);
  13720. /* initialize work queue for stats processing */
  13721. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  13722. dp_reo_desc_deferred_freelist_create(soc);
  13723. dp_info("Mem stats: DMA = %u HEAP = %u SKB = %u",
  13724. qdf_dma_mem_stats_read(),
  13725. qdf_heap_mem_stats_read(),
  13726. qdf_skb_total_mem_stats_read());
  13727. soc->vdev_stats_id_map = 0;
  13728. return soc;
  13729. fail7:
  13730. dp_soc_tx_desc_sw_pools_deinit(soc);
  13731. fail6:
  13732. htt_soc_htc_dealloc(soc->htt_handle);
  13733. fail5:
  13734. dp_soc_srng_deinit(soc);
  13735. fail4:
  13736. dp_hw_link_desc_ring_deinit(soc);
  13737. fail3:
  13738. htt_htc_pkt_pool_free(htt_soc);
  13739. fail2:
  13740. htt_soc_detach(htt_soc);
  13741. fail1:
  13742. soc->arch_ops.txrx_soc_deinit(soc);
  13743. fail0:
  13744. return NULL;
  13745. }
  13746. void *dp_soc_init_wifi3(struct cdp_soc_t *soc,
  13747. struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  13748. struct hif_opaque_softc *hif_handle,
  13749. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  13750. struct ol_if_ops *ol_ops, uint16_t device_id)
  13751. {
  13752. return dp_soc_init((struct dp_soc *)soc, htc_handle, hif_handle);
  13753. }
  13754. #endif
  13755. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  13756. {
  13757. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  13758. return (mac_id < MAX_PDEV_CNT) ? soc->pdev_list[mac_id] : NULL;
  13759. /* Typically for MCL as there only 1 PDEV*/
  13760. return soc->pdev_list[0];
  13761. }
  13762. void dp_update_num_mac_rings_for_dbs(struct dp_soc *soc,
  13763. int *max_mac_rings)
  13764. {
  13765. bool dbs_enable = false;
  13766. if (soc->cdp_soc.ol_ops->is_hw_dbs_capable)
  13767. dbs_enable = soc->cdp_soc.ol_ops->
  13768. is_hw_dbs_capable((void *)soc->ctrl_psoc);
  13769. *max_mac_rings = dbs_enable ? (*max_mac_rings) : 1;
  13770. dp_info("dbs_enable %d, max_mac_rings %d",
  13771. dbs_enable, *max_mac_rings);
  13772. }
  13773. qdf_export_symbol(dp_update_num_mac_rings_for_dbs);
  13774. #if defined(WLAN_CFR_ENABLE) && defined(WLAN_ENH_CFR_ENABLE)
  13775. /**
  13776. * dp_get_cfr_rcc() - get cfr rcc config
  13777. * @soc_hdl: Datapath soc handle
  13778. * @pdev_id: id of objmgr pdev
  13779. *
  13780. * Return: true/false based on cfr mode setting
  13781. */
  13782. static
  13783. bool dp_get_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id)
  13784. {
  13785. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13786. struct dp_pdev *pdev = NULL;
  13787. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13788. if (!pdev) {
  13789. dp_err("pdev is NULL");
  13790. return false;
  13791. }
  13792. return pdev->cfr_rcc_mode;
  13793. }
  13794. /**
  13795. * dp_set_cfr_rcc() - enable/disable cfr rcc config
  13796. * @soc_hdl: Datapath soc handle
  13797. * @pdev_id: id of objmgr pdev
  13798. * @enable: Enable/Disable cfr rcc mode
  13799. *
  13800. * Return: none
  13801. */
  13802. static
  13803. void dp_set_cfr_rcc(struct cdp_soc_t *soc_hdl, uint8_t pdev_id, bool enable)
  13804. {
  13805. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13806. struct dp_pdev *pdev = NULL;
  13807. pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13808. if (!pdev) {
  13809. dp_err("pdev is NULL");
  13810. return;
  13811. }
  13812. pdev->cfr_rcc_mode = enable;
  13813. }
  13814. /**
  13815. * dp_get_cfr_dbg_stats - Get the debug statistics for CFR
  13816. * @soc_hdl: Datapath soc handle
  13817. * @pdev_id: id of data path pdev handle
  13818. * @cfr_rcc_stats: CFR RCC debug statistics buffer
  13819. *
  13820. * Return: none
  13821. */
  13822. static inline void
  13823. dp_get_cfr_dbg_stats(struct cdp_soc_t *soc_hdl, uint8_t pdev_id,
  13824. struct cdp_cfr_rcc_stats *cfr_rcc_stats)
  13825. {
  13826. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13827. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13828. if (!pdev) {
  13829. dp_err("Invalid pdev");
  13830. return;
  13831. }
  13832. qdf_mem_copy(cfr_rcc_stats, &pdev->stats.rcc,
  13833. sizeof(struct cdp_cfr_rcc_stats));
  13834. }
  13835. /**
  13836. * dp_clear_cfr_dbg_stats - Clear debug statistics for CFR
  13837. * @soc_hdl: Datapath soc handle
  13838. * @pdev_id: id of data path pdev handle
  13839. *
  13840. * Return: none
  13841. */
  13842. static void dp_clear_cfr_dbg_stats(struct cdp_soc_t *soc_hdl,
  13843. uint8_t pdev_id)
  13844. {
  13845. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  13846. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  13847. if (!pdev) {
  13848. dp_err("dp pdev is NULL");
  13849. return;
  13850. }
  13851. qdf_mem_zero(&pdev->stats.rcc, sizeof(pdev->stats.rcc));
  13852. }
  13853. #endif
  13854. /**
  13855. * dp_bucket_index() - Return index from array
  13856. *
  13857. * @delay: delay measured
  13858. * @array: array used to index corresponding delay
  13859. * @delay_in_us: flag to indicate whether the delay in ms or us
  13860. *
  13861. * Return: index
  13862. */
  13863. static uint8_t
  13864. dp_bucket_index(uint32_t delay, uint16_t *array, bool delay_in_us)
  13865. {
  13866. uint8_t i = CDP_DELAY_BUCKET_0;
  13867. uint32_t thr_low, thr_high;
  13868. for (; i < CDP_DELAY_BUCKET_MAX - 1; i++) {
  13869. thr_low = array[i];
  13870. thr_high = array[i + 1];
  13871. if (delay_in_us) {
  13872. thr_low = thr_low * USEC_PER_MSEC;
  13873. thr_high = thr_high * USEC_PER_MSEC;
  13874. }
  13875. if (delay >= thr_low && delay <= thr_high)
  13876. return i;
  13877. }
  13878. return (CDP_DELAY_BUCKET_MAX - 1);
  13879. }
  13880. #ifdef HW_TX_DELAY_STATS_ENABLE
  13881. /*
  13882. * cdp_fw_to_hw_delay_range
  13883. * Fw to hw delay ranges in milliseconds
  13884. */
  13885. static uint16_t cdp_fw_to_hw_delay[CDP_DELAY_BUCKET_MAX] = {
  13886. 0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 250, 500};
  13887. #else
  13888. static uint16_t cdp_fw_to_hw_delay[CDP_DELAY_BUCKET_MAX] = {
  13889. 0, 2, 4, 6, 8, 10, 20, 30, 40, 50, 100, 250, 500};
  13890. #endif
  13891. /*
  13892. * cdp_sw_enq_delay_range
  13893. * Software enqueue delay ranges in milliseconds
  13894. */
  13895. static uint16_t cdp_sw_enq_delay[CDP_DELAY_BUCKET_MAX] = {
  13896. 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12};
  13897. /*
  13898. * cdp_intfrm_delay_range
  13899. * Interframe delay ranges in milliseconds
  13900. */
  13901. static uint16_t cdp_intfrm_delay[CDP_DELAY_BUCKET_MAX] = {
  13902. 0, 5, 10, 15, 20, 25, 30, 35, 40, 45, 50, 55, 60};
  13903. /**
  13904. * dp_fill_delay_buckets() - Fill delay statistics bucket for each
  13905. * type of delay
  13906. * @tstats: tid tx stats
  13907. * @rstats: tid rx stats
  13908. * @delay: delay in ms
  13909. * @tid: tid value
  13910. * @mode: type of tx delay mode
  13911. * @ring_id: ring number
  13912. * @delay_in_us: flag to indicate whether the delay in ms or us
  13913. *
  13914. * Return: pointer to cdp_delay_stats structure
  13915. */
  13916. static struct cdp_delay_stats *
  13917. dp_fill_delay_buckets(struct cdp_tid_tx_stats *tstats,
  13918. struct cdp_tid_rx_stats *rstats, uint32_t delay,
  13919. uint8_t tid, uint8_t mode, uint8_t ring_id,
  13920. bool delay_in_us)
  13921. {
  13922. uint8_t delay_index = 0;
  13923. struct cdp_delay_stats *stats = NULL;
  13924. /*
  13925. * Update delay stats in proper bucket
  13926. */
  13927. switch (mode) {
  13928. /* Software Enqueue delay ranges */
  13929. case CDP_DELAY_STATS_SW_ENQ:
  13930. if (!tstats)
  13931. break;
  13932. delay_index = dp_bucket_index(delay, cdp_sw_enq_delay,
  13933. delay_in_us);
  13934. tstats->swq_delay.delay_bucket[delay_index]++;
  13935. stats = &tstats->swq_delay;
  13936. break;
  13937. /* Tx Completion delay ranges */
  13938. case CDP_DELAY_STATS_FW_HW_TRANSMIT:
  13939. if (!tstats)
  13940. break;
  13941. delay_index = dp_bucket_index(delay, cdp_fw_to_hw_delay,
  13942. delay_in_us);
  13943. tstats->hwtx_delay.delay_bucket[delay_index]++;
  13944. stats = &tstats->hwtx_delay;
  13945. break;
  13946. /* Interframe tx delay ranges */
  13947. case CDP_DELAY_STATS_TX_INTERFRAME:
  13948. if (!tstats)
  13949. break;
  13950. delay_index = dp_bucket_index(delay, cdp_intfrm_delay,
  13951. delay_in_us);
  13952. tstats->intfrm_delay.delay_bucket[delay_index]++;
  13953. stats = &tstats->intfrm_delay;
  13954. break;
  13955. /* Interframe rx delay ranges */
  13956. case CDP_DELAY_STATS_RX_INTERFRAME:
  13957. if (!rstats)
  13958. break;
  13959. delay_index = dp_bucket_index(delay, cdp_intfrm_delay,
  13960. delay_in_us);
  13961. rstats->intfrm_delay.delay_bucket[delay_index]++;
  13962. stats = &rstats->intfrm_delay;
  13963. break;
  13964. /* Ring reap to indication to network stack */
  13965. case CDP_DELAY_STATS_REAP_STACK:
  13966. if (!rstats)
  13967. break;
  13968. delay_index = dp_bucket_index(delay, cdp_intfrm_delay,
  13969. delay_in_us);
  13970. rstats->to_stack_delay.delay_bucket[delay_index]++;
  13971. stats = &rstats->to_stack_delay;
  13972. break;
  13973. default:
  13974. dp_debug("Incorrect delay mode: %d", mode);
  13975. }
  13976. return stats;
  13977. }
  13978. void dp_update_delay_stats(struct cdp_tid_tx_stats *tstats,
  13979. struct cdp_tid_rx_stats *rstats, uint32_t delay,
  13980. uint8_t tid, uint8_t mode, uint8_t ring_id,
  13981. bool delay_in_us)
  13982. {
  13983. struct cdp_delay_stats *dstats = NULL;
  13984. /*
  13985. * Delay ranges are different for different delay modes
  13986. * Get the correct index to update delay bucket
  13987. */
  13988. dstats = dp_fill_delay_buckets(tstats, rstats, delay, tid, mode,
  13989. ring_id, delay_in_us);
  13990. if (qdf_unlikely(!dstats))
  13991. return;
  13992. if (delay != 0) {
  13993. /*
  13994. * Compute minimum,average and maximum
  13995. * delay
  13996. */
  13997. if (delay < dstats->min_delay)
  13998. dstats->min_delay = delay;
  13999. if (delay > dstats->max_delay)
  14000. dstats->max_delay = delay;
  14001. /*
  14002. * Average over delay measured till now
  14003. */
  14004. if (!dstats->avg_delay)
  14005. dstats->avg_delay = delay;
  14006. else
  14007. dstats->avg_delay = ((delay + dstats->avg_delay) >> 1);
  14008. }
  14009. }
  14010. uint16_t dp_get_peer_mac_list(ol_txrx_soc_handle soc, uint8_t vdev_id,
  14011. u_int8_t newmac[][QDF_MAC_ADDR_SIZE],
  14012. u_int16_t mac_cnt, bool limit)
  14013. {
  14014. struct dp_soc *dp_soc = (struct dp_soc *)soc;
  14015. struct dp_vdev *vdev =
  14016. dp_vdev_get_ref_by_id(dp_soc, vdev_id, DP_MOD_ID_CDP);
  14017. struct dp_peer *peer;
  14018. uint16_t new_mac_cnt = 0;
  14019. if (!vdev)
  14020. return new_mac_cnt;
  14021. if (limit && (vdev->num_peers > mac_cnt))
  14022. return 0;
  14023. qdf_spin_lock_bh(&vdev->peer_list_lock);
  14024. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  14025. if (peer->bss_peer)
  14026. continue;
  14027. if (new_mac_cnt < mac_cnt) {
  14028. WLAN_ADDR_COPY(newmac[new_mac_cnt], peer->mac_addr.raw);
  14029. new_mac_cnt++;
  14030. }
  14031. }
  14032. qdf_spin_unlock_bh(&vdev->peer_list_lock);
  14033. dp_vdev_unref_delete(dp_soc, vdev, DP_MOD_ID_CDP);
  14034. return new_mac_cnt;
  14035. }
  14036. uint16_t dp_get_peer_id(ol_txrx_soc_handle soc, uint8_t vdev_id, uint8_t *mac)
  14037. {
  14038. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc,
  14039. mac, 0, vdev_id,
  14040. DP_MOD_ID_CDP);
  14041. uint16_t peer_id = HTT_INVALID_PEER;
  14042. if (!peer) {
  14043. dp_cdp_debug("%pK: Peer is NULL!\n", (struct dp_soc *)soc);
  14044. return peer_id;
  14045. }
  14046. peer_id = peer->peer_id;
  14047. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  14048. return peer_id;
  14049. }
  14050. #ifdef QCA_SUPPORT_WDS_EXTENDED
  14051. QDF_STATUS dp_wds_ext_set_peer_rx(ol_txrx_soc_handle soc,
  14052. uint8_t vdev_id,
  14053. uint8_t *mac,
  14054. ol_txrx_rx_fp rx,
  14055. ol_osif_peer_handle osif_peer)
  14056. {
  14057. struct dp_txrx_peer *txrx_peer = NULL;
  14058. struct dp_peer *peer = dp_peer_find_hash_find((struct dp_soc *)soc,
  14059. mac, 0, vdev_id,
  14060. DP_MOD_ID_CDP);
  14061. QDF_STATUS status = QDF_STATUS_E_INVAL;
  14062. if (!peer) {
  14063. dp_cdp_debug("%pK: Peer is NULL!\n", (struct dp_soc *)soc);
  14064. return status;
  14065. }
  14066. txrx_peer = dp_get_txrx_peer(peer);
  14067. if (!txrx_peer) {
  14068. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  14069. return status;
  14070. }
  14071. if (rx) {
  14072. if (txrx_peer->osif_rx) {
  14073. status = QDF_STATUS_E_ALREADY;
  14074. } else {
  14075. txrx_peer->osif_rx = rx;
  14076. status = QDF_STATUS_SUCCESS;
  14077. }
  14078. } else {
  14079. if (txrx_peer->osif_rx) {
  14080. txrx_peer->osif_rx = NULL;
  14081. status = QDF_STATUS_SUCCESS;
  14082. } else {
  14083. status = QDF_STATUS_E_ALREADY;
  14084. }
  14085. }
  14086. txrx_peer->wds_ext.osif_peer = osif_peer;
  14087. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  14088. return status;
  14089. }
  14090. #endif /* QCA_SUPPORT_WDS_EXTENDED */
  14091. /**
  14092. * dp_pdev_srng_deinit() - de-initialize all pdev srng ring including
  14093. * monitor rings
  14094. * @pdev: Datapath pdev handle
  14095. *
  14096. */
  14097. static void dp_pdev_srng_deinit(struct dp_pdev *pdev)
  14098. {
  14099. struct dp_soc *soc = pdev->soc;
  14100. uint8_t i;
  14101. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled)
  14102. dp_srng_deinit(soc, &soc->rx_refill_buf_ring[pdev->lmac_id],
  14103. RXDMA_BUF,
  14104. pdev->lmac_id);
  14105. if (!soc->rxdma2sw_rings_not_supported) {
  14106. for (i = 0;
  14107. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14108. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14109. pdev->pdev_id);
  14110. wlan_minidump_remove(soc->rxdma_err_dst_ring[lmac_id].
  14111. base_vaddr_unaligned,
  14112. soc->rxdma_err_dst_ring[lmac_id].
  14113. alloc_size,
  14114. soc->ctrl_psoc,
  14115. WLAN_MD_DP_SRNG_RXDMA_ERR_DST,
  14116. "rxdma_err_dst");
  14117. dp_srng_deinit(soc, &soc->rxdma_err_dst_ring[lmac_id],
  14118. RXDMA_DST, lmac_id);
  14119. }
  14120. }
  14121. }
  14122. /**
  14123. * dp_pdev_srng_init() - initialize all pdev srng rings including
  14124. * monitor rings
  14125. * @pdev: Datapath pdev handle
  14126. *
  14127. * Return: QDF_STATUS_SUCCESS on success
  14128. * QDF_STATUS_E_NOMEM on failure
  14129. */
  14130. static QDF_STATUS dp_pdev_srng_init(struct dp_pdev *pdev)
  14131. {
  14132. struct dp_soc *soc = pdev->soc;
  14133. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14134. uint32_t i;
  14135. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14136. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  14137. if (dp_srng_init(soc, &soc->rx_refill_buf_ring[pdev->lmac_id],
  14138. RXDMA_BUF, 0, pdev->lmac_id)) {
  14139. dp_init_err("%pK: dp_srng_init failed rx refill ring",
  14140. soc);
  14141. goto fail1;
  14142. }
  14143. }
  14144. /* LMAC RxDMA to SW Rings configuration */
  14145. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx))
  14146. /* Only valid for MCL */
  14147. pdev = soc->pdev_list[0];
  14148. if (!soc->rxdma2sw_rings_not_supported) {
  14149. for (i = 0;
  14150. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14151. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14152. pdev->pdev_id);
  14153. struct dp_srng *srng =
  14154. &soc->rxdma_err_dst_ring[lmac_id];
  14155. if (srng->hal_srng)
  14156. continue;
  14157. if (dp_srng_init(soc, srng, RXDMA_DST, 0, lmac_id)) {
  14158. dp_init_err("%pK:" RNG_ERR "rxdma_err_dst_ring",
  14159. soc);
  14160. goto fail1;
  14161. }
  14162. wlan_minidump_log(soc->rxdma_err_dst_ring[lmac_id].
  14163. base_vaddr_unaligned,
  14164. soc->rxdma_err_dst_ring[lmac_id].
  14165. alloc_size,
  14166. soc->ctrl_psoc,
  14167. WLAN_MD_DP_SRNG_RXDMA_ERR_DST,
  14168. "rxdma_err_dst");
  14169. }
  14170. }
  14171. return QDF_STATUS_SUCCESS;
  14172. fail1:
  14173. dp_pdev_srng_deinit(pdev);
  14174. return QDF_STATUS_E_NOMEM;
  14175. }
  14176. /**
  14177. * dp_pdev_srng_free() - free all pdev srng rings including monitor rings
  14178. * @pdev: Datapath pdev handle
  14179. *
  14180. */
  14181. static void dp_pdev_srng_free(struct dp_pdev *pdev)
  14182. {
  14183. struct dp_soc *soc = pdev->soc;
  14184. uint8_t i;
  14185. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled)
  14186. dp_srng_free(soc, &soc->rx_refill_buf_ring[pdev->lmac_id]);
  14187. if (!soc->rxdma2sw_rings_not_supported) {
  14188. for (i = 0;
  14189. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14190. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14191. pdev->pdev_id);
  14192. dp_srng_free(soc, &soc->rxdma_err_dst_ring[lmac_id]);
  14193. }
  14194. }
  14195. }
  14196. /**
  14197. * dp_pdev_srng_alloc() - allocate memory for all pdev srng rings including
  14198. * monitor rings
  14199. * @pdev: Datapath pdev handle
  14200. *
  14201. * Return: QDF_STATUS_SUCCESS on success
  14202. * QDF_STATUS_E_NOMEM on failure
  14203. */
  14204. static QDF_STATUS dp_pdev_srng_alloc(struct dp_pdev *pdev)
  14205. {
  14206. struct dp_soc *soc = pdev->soc;
  14207. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14208. uint32_t ring_size;
  14209. uint32_t i;
  14210. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14211. ring_size = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  14212. if (!soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  14213. if (dp_srng_alloc(soc, &soc->rx_refill_buf_ring[pdev->lmac_id],
  14214. RXDMA_BUF, ring_size, 0)) {
  14215. dp_init_err("%pK: dp_srng_alloc failed rx refill ring",
  14216. soc);
  14217. goto fail1;
  14218. }
  14219. }
  14220. ring_size = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  14221. /* LMAC RxDMA to SW Rings configuration */
  14222. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx))
  14223. /* Only valid for MCL */
  14224. pdev = soc->pdev_list[0];
  14225. if (!soc->rxdma2sw_rings_not_supported) {
  14226. for (i = 0;
  14227. i < soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev; i++) {
  14228. int lmac_id = dp_get_lmac_id_for_pdev_id(soc, i,
  14229. pdev->pdev_id);
  14230. struct dp_srng *srng =
  14231. &soc->rxdma_err_dst_ring[lmac_id];
  14232. if (srng->base_vaddr_unaligned)
  14233. continue;
  14234. if (dp_srng_alloc(soc, srng, RXDMA_DST, ring_size, 0)) {
  14235. dp_init_err("%pK:" RNG_ERR "rxdma_err_dst_ring",
  14236. soc);
  14237. goto fail1;
  14238. }
  14239. }
  14240. }
  14241. return QDF_STATUS_SUCCESS;
  14242. fail1:
  14243. dp_pdev_srng_free(pdev);
  14244. return QDF_STATUS_E_NOMEM;
  14245. }
  14246. #ifndef WLAN_DP_DISABLE_TCL_CMD_CRED_SRNG
  14247. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_init(struct dp_soc *soc)
  14248. {
  14249. QDF_STATUS status;
  14250. if (soc->init_tcl_cmd_cred_ring) {
  14251. status = dp_srng_init(soc, &soc->tcl_cmd_credit_ring,
  14252. TCL_CMD_CREDIT, 0, 0);
  14253. if (QDF_IS_STATUS_ERROR(status))
  14254. return status;
  14255. wlan_minidump_log(soc->tcl_cmd_credit_ring.base_vaddr_unaligned,
  14256. soc->tcl_cmd_credit_ring.alloc_size,
  14257. soc->ctrl_psoc,
  14258. WLAN_MD_DP_SRNG_TCL_CMD,
  14259. "wbm_desc_rel_ring");
  14260. }
  14261. return QDF_STATUS_SUCCESS;
  14262. }
  14263. static inline void dp_soc_tcl_cmd_cred_srng_deinit(struct dp_soc *soc)
  14264. {
  14265. if (soc->init_tcl_cmd_cred_ring) {
  14266. wlan_minidump_remove(soc->tcl_cmd_credit_ring.base_vaddr_unaligned,
  14267. soc->tcl_cmd_credit_ring.alloc_size,
  14268. soc->ctrl_psoc, WLAN_MD_DP_SRNG_TCL_CMD,
  14269. "wbm_desc_rel_ring");
  14270. dp_srng_deinit(soc, &soc->tcl_cmd_credit_ring,
  14271. TCL_CMD_CREDIT, 0);
  14272. }
  14273. }
  14274. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_alloc(struct dp_soc *soc)
  14275. {
  14276. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  14277. uint32_t entries;
  14278. QDF_STATUS status;
  14279. entries = wlan_cfg_get_dp_soc_tcl_cmd_credit_ring_size(soc_cfg_ctx);
  14280. if (soc->init_tcl_cmd_cred_ring) {
  14281. status = dp_srng_alloc(soc, &soc->tcl_cmd_credit_ring,
  14282. TCL_CMD_CREDIT, entries, 0);
  14283. if (QDF_IS_STATUS_ERROR(status))
  14284. return status;
  14285. }
  14286. return QDF_STATUS_SUCCESS;
  14287. }
  14288. static inline void dp_soc_tcl_cmd_cred_srng_free(struct dp_soc *soc)
  14289. {
  14290. if (soc->init_tcl_cmd_cred_ring)
  14291. dp_srng_free(soc, &soc->tcl_cmd_credit_ring);
  14292. }
  14293. static inline void dp_tx_init_cmd_credit_ring(struct dp_soc *soc)
  14294. {
  14295. if (soc->init_tcl_cmd_cred_ring)
  14296. hal_tx_init_cmd_credit_ring(soc->hal_soc,
  14297. soc->tcl_cmd_credit_ring.hal_srng);
  14298. }
  14299. #else
  14300. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_init(struct dp_soc *soc)
  14301. {
  14302. return QDF_STATUS_SUCCESS;
  14303. }
  14304. static inline void dp_soc_tcl_cmd_cred_srng_deinit(struct dp_soc *soc)
  14305. {
  14306. }
  14307. static inline QDF_STATUS dp_soc_tcl_cmd_cred_srng_alloc(struct dp_soc *soc)
  14308. {
  14309. return QDF_STATUS_SUCCESS;
  14310. }
  14311. static inline void dp_soc_tcl_cmd_cred_srng_free(struct dp_soc *soc)
  14312. {
  14313. }
  14314. static inline void dp_tx_init_cmd_credit_ring(struct dp_soc *soc)
  14315. {
  14316. }
  14317. #endif
  14318. #ifndef WLAN_DP_DISABLE_TCL_STATUS_SRNG
  14319. static inline QDF_STATUS dp_soc_tcl_status_srng_init(struct dp_soc *soc)
  14320. {
  14321. QDF_STATUS status;
  14322. status = dp_srng_init(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0);
  14323. if (QDF_IS_STATUS_ERROR(status))
  14324. return status;
  14325. wlan_minidump_log(soc->tcl_status_ring.base_vaddr_unaligned,
  14326. soc->tcl_status_ring.alloc_size,
  14327. soc->ctrl_psoc,
  14328. WLAN_MD_DP_SRNG_TCL_STATUS,
  14329. "wbm_desc_rel_ring");
  14330. return QDF_STATUS_SUCCESS;
  14331. }
  14332. static inline void dp_soc_tcl_status_srng_deinit(struct dp_soc *soc)
  14333. {
  14334. wlan_minidump_remove(soc->tcl_status_ring.base_vaddr_unaligned,
  14335. soc->tcl_status_ring.alloc_size,
  14336. soc->ctrl_psoc, WLAN_MD_DP_SRNG_TCL_STATUS,
  14337. "wbm_desc_rel_ring");
  14338. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  14339. }
  14340. static inline QDF_STATUS dp_soc_tcl_status_srng_alloc(struct dp_soc *soc)
  14341. {
  14342. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  14343. uint32_t entries;
  14344. QDF_STATUS status = QDF_STATUS_SUCCESS;
  14345. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  14346. status = dp_srng_alloc(soc, &soc->tcl_status_ring,
  14347. TCL_STATUS, entries, 0);
  14348. return status;
  14349. }
  14350. static inline void dp_soc_tcl_status_srng_free(struct dp_soc *soc)
  14351. {
  14352. dp_srng_free(soc, &soc->tcl_status_ring);
  14353. }
  14354. #else
  14355. static inline QDF_STATUS dp_soc_tcl_status_srng_init(struct dp_soc *soc)
  14356. {
  14357. return QDF_STATUS_SUCCESS;
  14358. }
  14359. static inline void dp_soc_tcl_status_srng_deinit(struct dp_soc *soc)
  14360. {
  14361. }
  14362. static inline QDF_STATUS dp_soc_tcl_status_srng_alloc(struct dp_soc *soc)
  14363. {
  14364. return QDF_STATUS_SUCCESS;
  14365. }
  14366. static inline void dp_soc_tcl_status_srng_free(struct dp_soc *soc)
  14367. {
  14368. }
  14369. #endif
  14370. /**
  14371. * dp_soc_srng_deinit() - de-initialize soc srng rings
  14372. * @soc: Datapath soc handle
  14373. *
  14374. */
  14375. static void dp_soc_srng_deinit(struct dp_soc *soc)
  14376. {
  14377. uint32_t i;
  14378. if (soc->arch_ops.txrx_soc_srng_deinit)
  14379. soc->arch_ops.txrx_soc_srng_deinit(soc);
  14380. /* Free the ring memories */
  14381. /* Common rings */
  14382. wlan_minidump_remove(soc->wbm_desc_rel_ring.base_vaddr_unaligned,
  14383. soc->wbm_desc_rel_ring.alloc_size,
  14384. soc->ctrl_psoc, WLAN_MD_DP_SRNG_WBM_DESC_REL,
  14385. "wbm_desc_rel_ring");
  14386. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  14387. /* Tx data rings */
  14388. for (i = 0; i < soc->num_tcl_data_rings; i++)
  14389. dp_deinit_tx_pair_by_index(soc, i);
  14390. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14391. dp_deinit_tx_pair_by_index(soc, IPA_TCL_DATA_RING_IDX);
  14392. dp_ipa_deinit_alt_tx_ring(soc);
  14393. }
  14394. /* TCL command and status rings */
  14395. dp_soc_tcl_cmd_cred_srng_deinit(soc);
  14396. dp_soc_tcl_status_srng_deinit(soc);
  14397. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  14398. /* TODO: Get number of rings and ring sizes
  14399. * from wlan_cfg
  14400. */
  14401. wlan_minidump_remove(soc->reo_dest_ring[i].base_vaddr_unaligned,
  14402. soc->reo_dest_ring[i].alloc_size,
  14403. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_DEST,
  14404. "reo_dest_ring");
  14405. dp_srng_deinit(soc, &soc->reo_dest_ring[i], REO_DST, i);
  14406. }
  14407. /* REO reinjection ring */
  14408. wlan_minidump_remove(soc->reo_reinject_ring.base_vaddr_unaligned,
  14409. soc->reo_reinject_ring.alloc_size,
  14410. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_REINJECT,
  14411. "reo_reinject_ring");
  14412. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  14413. /* Rx release ring */
  14414. wlan_minidump_remove(soc->rx_rel_ring.base_vaddr_unaligned,
  14415. soc->rx_rel_ring.alloc_size,
  14416. soc->ctrl_psoc, WLAN_MD_DP_SRNG_RX_REL,
  14417. "reo_release_ring");
  14418. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  14419. /* Rx exception ring */
  14420. /* TODO: Better to store ring_type and ring_num in
  14421. * dp_srng during setup
  14422. */
  14423. wlan_minidump_remove(soc->reo_exception_ring.base_vaddr_unaligned,
  14424. soc->reo_exception_ring.alloc_size,
  14425. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_EXCEPTION,
  14426. "reo_exception_ring");
  14427. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  14428. /* REO command and status rings */
  14429. wlan_minidump_remove(soc->reo_cmd_ring.base_vaddr_unaligned,
  14430. soc->reo_cmd_ring.alloc_size,
  14431. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_CMD,
  14432. "reo_cmd_ring");
  14433. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  14434. wlan_minidump_remove(soc->reo_status_ring.base_vaddr_unaligned,
  14435. soc->reo_status_ring.alloc_size,
  14436. soc->ctrl_psoc, WLAN_MD_DP_SRNG_REO_STATUS,
  14437. "reo_status_ring");
  14438. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  14439. }
  14440. /**
  14441. * dp_soc_srng_init() - Initialize soc level srng rings
  14442. * @soc: Datapath soc handle
  14443. *
  14444. * Return: QDF_STATUS_SUCCESS on success
  14445. * QDF_STATUS_E_FAILURE on failure
  14446. */
  14447. static QDF_STATUS dp_soc_srng_init(struct dp_soc *soc)
  14448. {
  14449. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14450. uint8_t i;
  14451. uint8_t wbm2_sw_rx_rel_ring_id;
  14452. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14453. dp_enable_verbose_debug(soc);
  14454. /* WBM descriptor release ring */
  14455. if (dp_srng_init(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0)) {
  14456. dp_init_err("%pK: dp_srng_init failed for wbm_desc_rel_ring", soc);
  14457. goto fail1;
  14458. }
  14459. wlan_minidump_log(soc->wbm_desc_rel_ring.base_vaddr_unaligned,
  14460. soc->wbm_desc_rel_ring.alloc_size,
  14461. soc->ctrl_psoc,
  14462. WLAN_MD_DP_SRNG_WBM_DESC_REL,
  14463. "wbm_desc_rel_ring");
  14464. /* TCL command and status rings */
  14465. if (dp_soc_tcl_cmd_cred_srng_init(soc)) {
  14466. dp_init_err("%pK: dp_srng_init failed for tcl_cmd_ring", soc);
  14467. goto fail1;
  14468. }
  14469. if (dp_soc_tcl_status_srng_init(soc)) {
  14470. dp_init_err("%pK: dp_srng_init failed for tcl_status_ring", soc);
  14471. goto fail1;
  14472. }
  14473. /* REO reinjection ring */
  14474. if (dp_srng_init(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0)) {
  14475. dp_init_err("%pK: dp_srng_init failed for reo_reinject_ring", soc);
  14476. goto fail1;
  14477. }
  14478. wlan_minidump_log(soc->reo_reinject_ring.base_vaddr_unaligned,
  14479. soc->reo_reinject_ring.alloc_size,
  14480. soc->ctrl_psoc,
  14481. WLAN_MD_DP_SRNG_REO_REINJECT,
  14482. "reo_reinject_ring");
  14483. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(soc_cfg_ctx);
  14484. /* Rx release ring */
  14485. if (dp_srng_init(soc, &soc->rx_rel_ring, WBM2SW_RELEASE,
  14486. wbm2_sw_rx_rel_ring_id, 0)) {
  14487. dp_init_err("%pK: dp_srng_init failed for rx_rel_ring", soc);
  14488. goto fail1;
  14489. }
  14490. wlan_minidump_log(soc->rx_rel_ring.base_vaddr_unaligned,
  14491. soc->rx_rel_ring.alloc_size,
  14492. soc->ctrl_psoc,
  14493. WLAN_MD_DP_SRNG_RX_REL,
  14494. "reo_release_ring");
  14495. /* Rx exception ring */
  14496. if (dp_srng_init(soc, &soc->reo_exception_ring,
  14497. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS)) {
  14498. dp_init_err("%pK: dp_srng_init failed - reo_exception", soc);
  14499. goto fail1;
  14500. }
  14501. wlan_minidump_log(soc->reo_exception_ring.base_vaddr_unaligned,
  14502. soc->reo_exception_ring.alloc_size,
  14503. soc->ctrl_psoc,
  14504. WLAN_MD_DP_SRNG_REO_EXCEPTION,
  14505. "reo_exception_ring");
  14506. /* REO command and status rings */
  14507. if (dp_srng_init(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0)) {
  14508. dp_init_err("%pK: dp_srng_init failed for reo_cmd_ring", soc);
  14509. goto fail1;
  14510. }
  14511. wlan_minidump_log(soc->reo_cmd_ring.base_vaddr_unaligned,
  14512. soc->reo_cmd_ring.alloc_size,
  14513. soc->ctrl_psoc,
  14514. WLAN_MD_DP_SRNG_REO_CMD,
  14515. "reo_cmd_ring");
  14516. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  14517. TAILQ_INIT(&soc->rx.reo_cmd_list);
  14518. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  14519. if (dp_srng_init(soc, &soc->reo_status_ring, REO_STATUS, 0, 0)) {
  14520. dp_init_err("%pK: dp_srng_init failed for reo_status_ring", soc);
  14521. goto fail1;
  14522. }
  14523. wlan_minidump_log(soc->reo_status_ring.base_vaddr_unaligned,
  14524. soc->reo_status_ring.alloc_size,
  14525. soc->ctrl_psoc,
  14526. WLAN_MD_DP_SRNG_REO_STATUS,
  14527. "reo_status_ring");
  14528. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  14529. if (dp_init_tx_ring_pair_by_index(soc, i))
  14530. goto fail1;
  14531. }
  14532. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14533. if (dp_init_tx_ring_pair_by_index(soc, IPA_TCL_DATA_RING_IDX))
  14534. goto fail1;
  14535. if (dp_ipa_init_alt_tx_ring(soc))
  14536. goto fail1;
  14537. }
  14538. dp_create_ext_stats_event(soc);
  14539. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  14540. /* Initialize REO destination ring */
  14541. if (dp_srng_init(soc, &soc->reo_dest_ring[i], REO_DST, i, 0)) {
  14542. dp_init_err("%pK: dp_srng_init failed for reo_dest_ringn", soc);
  14543. goto fail1;
  14544. }
  14545. wlan_minidump_log(soc->reo_dest_ring[i].base_vaddr_unaligned,
  14546. soc->reo_dest_ring[i].alloc_size,
  14547. soc->ctrl_psoc,
  14548. WLAN_MD_DP_SRNG_REO_DEST,
  14549. "reo_dest_ring");
  14550. }
  14551. if (soc->arch_ops.txrx_soc_srng_init) {
  14552. if (soc->arch_ops.txrx_soc_srng_init(soc)) {
  14553. dp_init_err("%pK: dp_srng_init failed for arch rings",
  14554. soc);
  14555. goto fail1;
  14556. }
  14557. }
  14558. return QDF_STATUS_SUCCESS;
  14559. fail1:
  14560. /*
  14561. * Cleanup will be done as part of soc_detach, which will
  14562. * be called on pdev attach failure
  14563. */
  14564. dp_soc_srng_deinit(soc);
  14565. return QDF_STATUS_E_FAILURE;
  14566. }
  14567. /**
  14568. * dp_soc_srng_free() - free soc level srng rings
  14569. * @soc: Datapath soc handle
  14570. *
  14571. */
  14572. static void dp_soc_srng_free(struct dp_soc *soc)
  14573. {
  14574. uint32_t i;
  14575. if (soc->arch_ops.txrx_soc_srng_free)
  14576. soc->arch_ops.txrx_soc_srng_free(soc);
  14577. dp_srng_free(soc, &soc->wbm_desc_rel_ring);
  14578. for (i = 0; i < soc->num_tcl_data_rings; i++)
  14579. dp_free_tx_ring_pair_by_index(soc, i);
  14580. /* Free IPA rings for TCL_TX and TCL_COMPL ring */
  14581. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14582. dp_free_tx_ring_pair_by_index(soc, IPA_TCL_DATA_RING_IDX);
  14583. dp_ipa_free_alt_tx_ring(soc);
  14584. }
  14585. dp_soc_tcl_cmd_cred_srng_free(soc);
  14586. dp_soc_tcl_status_srng_free(soc);
  14587. for (i = 0; i < soc->num_reo_dest_rings; i++)
  14588. dp_srng_free(soc, &soc->reo_dest_ring[i]);
  14589. dp_srng_free(soc, &soc->reo_reinject_ring);
  14590. dp_srng_free(soc, &soc->rx_rel_ring);
  14591. dp_srng_free(soc, &soc->reo_exception_ring);
  14592. dp_srng_free(soc, &soc->reo_cmd_ring);
  14593. dp_srng_free(soc, &soc->reo_status_ring);
  14594. }
  14595. /**
  14596. * dp_soc_srng_alloc() - Allocate memory for soc level srng rings
  14597. * @soc: Datapath soc handle
  14598. *
  14599. * Return: QDF_STATUS_SUCCESS on success
  14600. * QDF_STATUS_E_NOMEM on failure
  14601. */
  14602. static QDF_STATUS dp_soc_srng_alloc(struct dp_soc *soc)
  14603. {
  14604. uint32_t entries;
  14605. uint32_t i;
  14606. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14607. uint32_t cached = WLAN_CFG_DST_RING_CACHED_DESC;
  14608. uint32_t reo_dst_ring_size;
  14609. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14610. /* sw2wbm link descriptor release ring */
  14611. entries = wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx);
  14612. if (dp_srng_alloc(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE,
  14613. entries, 0)) {
  14614. dp_init_err("%pK: dp_srng_alloc failed for wbm_desc_rel_ring", soc);
  14615. goto fail1;
  14616. }
  14617. /* TCL command and status rings */
  14618. if (dp_soc_tcl_cmd_cred_srng_alloc(soc)) {
  14619. dp_init_err("%pK: dp_srng_alloc failed for tcl_cmd_ring", soc);
  14620. goto fail1;
  14621. }
  14622. if (dp_soc_tcl_status_srng_alloc(soc)) {
  14623. dp_init_err("%pK: dp_srng_alloc failed for tcl_status_ring", soc);
  14624. goto fail1;
  14625. }
  14626. /* REO reinjection ring */
  14627. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  14628. if (dp_srng_alloc(soc, &soc->reo_reinject_ring, REO_REINJECT,
  14629. entries, 0)) {
  14630. dp_init_err("%pK: dp_srng_alloc failed for reo_reinject_ring", soc);
  14631. goto fail1;
  14632. }
  14633. /* Rx release ring */
  14634. entries = wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx);
  14635. if (dp_srng_alloc(soc, &soc->rx_rel_ring, WBM2SW_RELEASE,
  14636. entries, 0)) {
  14637. dp_init_err("%pK: dp_srng_alloc failed for rx_rel_ring", soc);
  14638. goto fail1;
  14639. }
  14640. /* Rx exception ring */
  14641. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  14642. if (dp_srng_alloc(soc, &soc->reo_exception_ring, REO_EXCEPTION,
  14643. entries, 0)) {
  14644. dp_init_err("%pK: dp_srng_alloc failed - reo_exception", soc);
  14645. goto fail1;
  14646. }
  14647. /* REO command and status rings */
  14648. entries = wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx);
  14649. if (dp_srng_alloc(soc, &soc->reo_cmd_ring, REO_CMD, entries, 0)) {
  14650. dp_init_err("%pK: dp_srng_alloc failed for reo_cmd_ring", soc);
  14651. goto fail1;
  14652. }
  14653. entries = wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx);
  14654. if (dp_srng_alloc(soc, &soc->reo_status_ring, REO_STATUS,
  14655. entries, 0)) {
  14656. dp_init_err("%pK: dp_srng_alloc failed for reo_status_ring", soc);
  14657. goto fail1;
  14658. }
  14659. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc_cfg_ctx);
  14660. /* Disable cached desc if NSS offload is enabled */
  14661. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx))
  14662. cached = 0;
  14663. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  14664. if (dp_alloc_tx_ring_pair_by_index(soc, i))
  14665. goto fail1;
  14666. }
  14667. /* IPA rings for TCL_TX and TX_COMP will be allocated here */
  14668. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14669. if (dp_alloc_tx_ring_pair_by_index(soc, IPA_TCL_DATA_RING_IDX))
  14670. goto fail1;
  14671. if (dp_ipa_alloc_alt_tx_ring(soc))
  14672. goto fail1;
  14673. }
  14674. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  14675. /* Setup REO destination ring */
  14676. if (dp_srng_alloc(soc, &soc->reo_dest_ring[i], REO_DST,
  14677. reo_dst_ring_size, cached)) {
  14678. dp_init_err("%pK: dp_srng_alloc failed for reo_dest_ring", soc);
  14679. goto fail1;
  14680. }
  14681. }
  14682. if (soc->arch_ops.txrx_soc_srng_alloc) {
  14683. if (soc->arch_ops.txrx_soc_srng_alloc(soc)) {
  14684. dp_init_err("%pK: dp_srng_alloc failed for arch rings",
  14685. soc);
  14686. goto fail1;
  14687. }
  14688. }
  14689. return QDF_STATUS_SUCCESS;
  14690. fail1:
  14691. dp_soc_srng_free(soc);
  14692. return QDF_STATUS_E_NOMEM;
  14693. }
  14694. static void dp_soc_cfg_dump(struct dp_soc *soc, uint32_t target_type)
  14695. {
  14696. dp_init_info("DP soc Dump for Target = %d", target_type);
  14697. dp_init_info("ast_override_support = %d, da_war_enabled = %d,",
  14698. soc->ast_override_support, soc->da_war_enabled);
  14699. wlan_cfg_dp_soc_ctx_dump(soc->wlan_cfg_ctx);
  14700. }
  14701. /**
  14702. * dp_soc_cfg_init() - initialize target specific configuration
  14703. * during dp_soc_init
  14704. * @soc: dp soc handle
  14705. */
  14706. static void dp_soc_cfg_init(struct dp_soc *soc)
  14707. {
  14708. uint32_t target_type;
  14709. target_type = hal_get_target_type(soc->hal_soc);
  14710. switch (target_type) {
  14711. case TARGET_TYPE_QCA6290:
  14712. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  14713. REO_DST_RING_SIZE_QCA6290);
  14714. soc->ast_override_support = 1;
  14715. soc->da_war_enabled = false;
  14716. break;
  14717. case TARGET_TYPE_QCA6390:
  14718. case TARGET_TYPE_QCA6490:
  14719. case TARGET_TYPE_QCA6750:
  14720. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  14721. REO_DST_RING_SIZE_QCA6290);
  14722. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  14723. soc->ast_override_support = 1;
  14724. if (soc->cdp_soc.ol_ops->get_con_mode &&
  14725. soc->cdp_soc.ol_ops->get_con_mode() ==
  14726. QDF_GLOBAL_MONITOR_MODE) {
  14727. int int_ctx;
  14728. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  14729. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  14730. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  14731. }
  14732. }
  14733. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  14734. break;
  14735. case TARGET_TYPE_KIWI:
  14736. case TARGET_TYPE_MANGO:
  14737. case TARGET_TYPE_PEACH:
  14738. soc->ast_override_support = 1;
  14739. soc->per_tid_basize_max_tid = 8;
  14740. if (soc->cdp_soc.ol_ops->get_con_mode &&
  14741. soc->cdp_soc.ol_ops->get_con_mode() ==
  14742. QDF_GLOBAL_MONITOR_MODE) {
  14743. int int_ctx;
  14744. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS;
  14745. int_ctx++) {
  14746. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  14747. if (dp_is_monitor_mode_using_poll(soc))
  14748. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  14749. }
  14750. }
  14751. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  14752. soc->wlan_cfg_ctx->num_rxdma_dst_rings_per_pdev = 1;
  14753. break;
  14754. case TARGET_TYPE_QCA8074:
  14755. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  14756. soc->da_war_enabled = true;
  14757. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  14758. break;
  14759. case TARGET_TYPE_QCA8074V2:
  14760. case TARGET_TYPE_QCA6018:
  14761. case TARGET_TYPE_QCA9574:
  14762. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14763. soc->ast_override_support = 1;
  14764. soc->per_tid_basize_max_tid = 8;
  14765. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  14766. soc->da_war_enabled = false;
  14767. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  14768. break;
  14769. case TARGET_TYPE_QCN9000:
  14770. soc->ast_override_support = 1;
  14771. soc->da_war_enabled = false;
  14772. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14773. soc->per_tid_basize_max_tid = 8;
  14774. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  14775. soc->lmac_polled_mode = 0;
  14776. soc->wbm_release_desc_rx_sg_support = 1;
  14777. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  14778. break;
  14779. case TARGET_TYPE_QCA5018:
  14780. case TARGET_TYPE_QCN6122:
  14781. case TARGET_TYPE_QCN9160:
  14782. soc->ast_override_support = 1;
  14783. soc->da_war_enabled = false;
  14784. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14785. soc->per_tid_basize_max_tid = 8;
  14786. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS_11AX;
  14787. soc->disable_mac1_intr = 1;
  14788. soc->disable_mac2_intr = 1;
  14789. soc->wbm_release_desc_rx_sg_support = 1;
  14790. break;
  14791. case TARGET_TYPE_QCN9224:
  14792. soc->ast_override_support = 1;
  14793. soc->da_war_enabled = false;
  14794. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14795. soc->per_tid_basize_max_tid = 8;
  14796. soc->wbm_release_desc_rx_sg_support = 1;
  14797. soc->rxdma2sw_rings_not_supported = 1;
  14798. soc->wbm_sg_last_msdu_war = 1;
  14799. soc->ast_offload_support = AST_OFFLOAD_ENABLE_STATUS;
  14800. soc->mec_fw_offload = FW_MEC_FW_OFFLOAD_ENABLED;
  14801. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  14802. wlan_cfg_set_txmon_hw_support(soc->wlan_cfg_ctx, true);
  14803. soc->host_ast_db_enable = cfg_get(soc->ctrl_psoc,
  14804. CFG_DP_HOST_AST_DB_ENABLE);
  14805. soc->features.wds_ext_ast_override_enable = true;
  14806. break;
  14807. case TARGET_TYPE_QCA5332:
  14808. soc->ast_override_support = 1;
  14809. soc->da_war_enabled = false;
  14810. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  14811. soc->per_tid_basize_max_tid = 8;
  14812. soc->wbm_release_desc_rx_sg_support = 1;
  14813. soc->rxdma2sw_rings_not_supported = 1;
  14814. soc->wbm_sg_last_msdu_war = 1;
  14815. soc->ast_offload_support = AST_OFFLOAD_ENABLE_STATUS;
  14816. soc->mec_fw_offload = FW_MEC_FW_OFFLOAD_ENABLED;
  14817. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS_5332;
  14818. wlan_cfg_set_txmon_hw_support(soc->wlan_cfg_ctx, true);
  14819. soc->host_ast_db_enable = cfg_get(soc->ctrl_psoc,
  14820. CFG_DP_HOST_AST_DB_ENABLE);
  14821. soc->features.wds_ext_ast_override_enable = true;
  14822. break;
  14823. default:
  14824. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  14825. qdf_assert_always(0);
  14826. break;
  14827. }
  14828. dp_soc_cfg_dump(soc, target_type);
  14829. }
  14830. /**
  14831. * dp_soc_cfg_attach() - set target specific configuration in
  14832. * dp soc cfg.
  14833. * @soc: dp soc handle
  14834. */
  14835. static void dp_soc_cfg_attach(struct dp_soc *soc)
  14836. {
  14837. int target_type;
  14838. int nss_cfg = 0;
  14839. target_type = hal_get_target_type(soc->hal_soc);
  14840. switch (target_type) {
  14841. case TARGET_TYPE_QCA6290:
  14842. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  14843. REO_DST_RING_SIZE_QCA6290);
  14844. break;
  14845. case TARGET_TYPE_QCA6390:
  14846. case TARGET_TYPE_QCA6490:
  14847. case TARGET_TYPE_QCA6750:
  14848. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  14849. REO_DST_RING_SIZE_QCA6290);
  14850. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  14851. break;
  14852. case TARGET_TYPE_KIWI:
  14853. case TARGET_TYPE_MANGO:
  14854. case TARGET_TYPE_PEACH:
  14855. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  14856. break;
  14857. case TARGET_TYPE_QCA8074:
  14858. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  14859. break;
  14860. case TARGET_TYPE_QCA8074V2:
  14861. case TARGET_TYPE_QCA6018:
  14862. case TARGET_TYPE_QCA9574:
  14863. case TARGET_TYPE_QCN6122:
  14864. case TARGET_TYPE_QCN9160:
  14865. case TARGET_TYPE_QCA5018:
  14866. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  14867. wlan_cfg_set_rxdma1_enable(soc->wlan_cfg_ctx);
  14868. break;
  14869. case TARGET_TYPE_QCN9000:
  14870. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  14871. wlan_cfg_set_rxdma1_enable(soc->wlan_cfg_ctx);
  14872. break;
  14873. case TARGET_TYPE_QCN9224:
  14874. case TARGET_TYPE_QCA5332:
  14875. wlan_cfg_set_tso_desc_attach_defer(soc->wlan_cfg_ctx, 1);
  14876. wlan_cfg_set_rxdma1_enable(soc->wlan_cfg_ctx);
  14877. break;
  14878. default:
  14879. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  14880. qdf_assert_always(0);
  14881. break;
  14882. }
  14883. if (soc->cdp_soc.ol_ops->get_soc_nss_cfg)
  14884. nss_cfg = soc->cdp_soc.ol_ops->get_soc_nss_cfg(soc->ctrl_psoc);
  14885. wlan_cfg_set_dp_soc_nss_cfg(soc->wlan_cfg_ctx, nss_cfg);
  14886. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  14887. wlan_cfg_set_num_tx_desc_pool(soc->wlan_cfg_ctx, 0);
  14888. wlan_cfg_set_num_tx_ext_desc_pool(soc->wlan_cfg_ctx, 0);
  14889. wlan_cfg_set_num_tx_desc(soc->wlan_cfg_ctx, 0);
  14890. wlan_cfg_set_num_tx_ext_desc(soc->wlan_cfg_ctx, 0);
  14891. soc->init_tcl_cmd_cred_ring = false;
  14892. soc->num_tcl_data_rings =
  14893. wlan_cfg_num_nss_tcl_data_rings(soc->wlan_cfg_ctx);
  14894. soc->num_reo_dest_rings =
  14895. wlan_cfg_num_nss_reo_dest_rings(soc->wlan_cfg_ctx);
  14896. } else {
  14897. soc->init_tcl_cmd_cred_ring = true;
  14898. soc->num_tx_comp_rings =
  14899. wlan_cfg_num_tx_comp_rings(soc->wlan_cfg_ctx);
  14900. soc->num_tcl_data_rings =
  14901. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  14902. soc->num_reo_dest_rings =
  14903. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  14904. }
  14905. soc->arch_ops.soc_cfg_attach(soc);
  14906. }
  14907. static inline void dp_pdev_set_default_reo(struct dp_pdev *pdev)
  14908. {
  14909. struct dp_soc *soc = pdev->soc;
  14910. switch (pdev->pdev_id) {
  14911. case 0:
  14912. pdev->reo_dest =
  14913. wlan_cfg_radio0_default_reo_get(soc->wlan_cfg_ctx);
  14914. break;
  14915. case 1:
  14916. pdev->reo_dest =
  14917. wlan_cfg_radio1_default_reo_get(soc->wlan_cfg_ctx);
  14918. break;
  14919. case 2:
  14920. pdev->reo_dest =
  14921. wlan_cfg_radio2_default_reo_get(soc->wlan_cfg_ctx);
  14922. break;
  14923. default:
  14924. dp_init_err("%pK: Invalid pdev_id %d for reo selection",
  14925. soc, pdev->pdev_id);
  14926. break;
  14927. }
  14928. }
  14929. static QDF_STATUS dp_pdev_init(struct cdp_soc_t *txrx_soc,
  14930. HTC_HANDLE htc_handle,
  14931. qdf_device_t qdf_osdev,
  14932. uint8_t pdev_id)
  14933. {
  14934. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  14935. int nss_cfg;
  14936. void *sojourn_buf;
  14937. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  14938. struct dp_pdev *pdev = soc->pdev_list[pdev_id];
  14939. soc_cfg_ctx = soc->wlan_cfg_ctx;
  14940. pdev->soc = soc;
  14941. pdev->pdev_id = pdev_id;
  14942. /*
  14943. * Variable to prevent double pdev deinitialization during
  14944. * radio detach execution .i.e. in the absence of any vdev.
  14945. */
  14946. pdev->pdev_deinit = 0;
  14947. if (dp_wdi_event_attach(pdev)) {
  14948. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  14949. "dp_wdi_evet_attach failed");
  14950. goto fail0;
  14951. }
  14952. if (dp_pdev_srng_init(pdev)) {
  14953. dp_init_err("%pK: Failed to initialize pdev srng rings", soc);
  14954. goto fail1;
  14955. }
  14956. /* Initialize descriptors in TCL Rings used by IPA */
  14957. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  14958. hal_tx_init_data_ring(soc->hal_soc,
  14959. soc->tcl_data_ring[IPA_TCL_DATA_RING_IDX].hal_srng);
  14960. dp_ipa_hal_tx_init_alt_data_ring(soc);
  14961. }
  14962. /*
  14963. * Initialize command/credit ring descriptor
  14964. * Command/CREDIT ring also used for sending DATA cmds
  14965. */
  14966. dp_tx_init_cmd_credit_ring(soc);
  14967. dp_tx_pdev_init(pdev);
  14968. /*
  14969. * set nss pdev config based on soc config
  14970. */
  14971. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  14972. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  14973. (nss_cfg & (1 << pdev_id)));
  14974. pdev->target_pdev_id =
  14975. dp_calculate_target_pdev_id_from_host_pdev_id(soc, pdev_id);
  14976. if (soc->preferred_hw_mode == WMI_HOST_HW_MODE_2G_PHYB &&
  14977. pdev->lmac_id == PHYB_2G_LMAC_ID) {
  14978. pdev->target_pdev_id = PHYB_2G_TARGET_PDEV_ID;
  14979. }
  14980. /* Reset the cpu ring map if radio is NSS offloaded */
  14981. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  14982. dp_soc_reset_cpu_ring_map(soc);
  14983. dp_soc_reset_intr_mask(soc);
  14984. }
  14985. /* Reset the cpu ring map if radio is NSS offloaded */
  14986. dp_soc_reset_ipa_vlan_intr_mask(soc);
  14987. TAILQ_INIT(&pdev->vdev_list);
  14988. qdf_spinlock_create(&pdev->vdev_list_lock);
  14989. pdev->vdev_count = 0;
  14990. pdev->is_lro_hash_configured = 0;
  14991. qdf_spinlock_create(&pdev->tx_mutex);
  14992. pdev->ch_band_lmac_id_mapping[REG_BAND_2G] = DP_MON_INVALID_LMAC_ID;
  14993. pdev->ch_band_lmac_id_mapping[REG_BAND_5G] = DP_MON_INVALID_LMAC_ID;
  14994. pdev->ch_band_lmac_id_mapping[REG_BAND_6G] = DP_MON_INVALID_LMAC_ID;
  14995. DP_STATS_INIT(pdev);
  14996. dp_local_peer_id_pool_init(pdev);
  14997. dp_dscp_tid_map_setup(pdev);
  14998. dp_pcp_tid_map_setup(pdev);
  14999. /* set the reo destination during initialization */
  15000. dp_pdev_set_default_reo(pdev);
  15001. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  15002. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  15003. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  15004. TRUE);
  15005. if (!pdev->sojourn_buf) {
  15006. dp_init_err("%pK: Failed to allocate sojourn buf", soc);
  15007. goto fail2;
  15008. }
  15009. sojourn_buf = qdf_nbuf_data(pdev->sojourn_buf);
  15010. qdf_mem_zero(sojourn_buf, sizeof(struct cdp_tx_sojourn_stats));
  15011. qdf_event_create(&pdev->fw_peer_stats_event);
  15012. qdf_event_create(&pdev->fw_stats_event);
  15013. qdf_event_create(&pdev->fw_obss_stats_event);
  15014. pdev->num_tx_allowed = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  15015. pdev->num_tx_spl_allowed =
  15016. wlan_cfg_get_num_tx_spl_desc(soc->wlan_cfg_ctx);
  15017. pdev->num_reg_tx_allowed =
  15018. pdev->num_tx_allowed - pdev->num_tx_spl_allowed;
  15019. if (dp_rxdma_ring_setup(soc, pdev)) {
  15020. dp_init_err("%pK: RXDMA ring config failed", soc);
  15021. goto fail3;
  15022. }
  15023. if (dp_init_ipa_rx_refill_buf_ring(soc, pdev))
  15024. goto fail3;
  15025. if (dp_ipa_ring_resource_setup(soc, pdev))
  15026. goto fail4;
  15027. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  15028. dp_init_err("%pK: dp_ipa_uc_attach failed", soc);
  15029. goto fail4;
  15030. }
  15031. if (dp_pdev_bkp_stats_attach(pdev) != QDF_STATUS_SUCCESS) {
  15032. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  15033. FL("dp_pdev_bkp_stats_attach failed"));
  15034. goto fail5;
  15035. }
  15036. if (dp_monitor_pdev_init(pdev)) {
  15037. dp_init_err("%pK: dp_monitor_pdev_init failed\n", soc);
  15038. goto fail6;
  15039. }
  15040. /* initialize sw rx descriptors */
  15041. dp_rx_pdev_desc_pool_init(pdev);
  15042. /* allocate buffers and replenish the RxDMA ring */
  15043. dp_rx_pdev_buffers_alloc(pdev);
  15044. dp_init_tso_stats(pdev);
  15045. pdev->rx_fast_flag = false;
  15046. dp_info("Mem stats: DMA = %u HEAP = %u SKB = %u",
  15047. qdf_dma_mem_stats_read(),
  15048. qdf_heap_mem_stats_read(),
  15049. qdf_skb_total_mem_stats_read());
  15050. return QDF_STATUS_SUCCESS;
  15051. fail6:
  15052. dp_pdev_bkp_stats_detach(pdev);
  15053. fail5:
  15054. dp_ipa_uc_detach(soc, pdev);
  15055. fail4:
  15056. dp_deinit_ipa_rx_refill_buf_ring(soc, pdev);
  15057. fail3:
  15058. dp_rxdma_ring_cleanup(soc, pdev);
  15059. qdf_nbuf_free(pdev->sojourn_buf);
  15060. fail2:
  15061. qdf_spinlock_destroy(&pdev->tx_mutex);
  15062. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  15063. dp_pdev_srng_deinit(pdev);
  15064. fail1:
  15065. dp_wdi_event_detach(pdev);
  15066. fail0:
  15067. return QDF_STATUS_E_FAILURE;
  15068. }
  15069. /**
  15070. * dp_pdev_init_wifi3() - Init txrx pdev
  15071. * @txrx_soc:
  15072. * @htc_handle: HTC handle for host-target interface
  15073. * @qdf_osdev: QDF OS device
  15074. * @pdev_id: pdev Id
  15075. *
  15076. * Return: QDF_STATUS
  15077. */
  15078. static QDF_STATUS dp_pdev_init_wifi3(struct cdp_soc_t *txrx_soc,
  15079. HTC_HANDLE htc_handle,
  15080. qdf_device_t qdf_osdev,
  15081. uint8_t pdev_id)
  15082. {
  15083. return dp_pdev_init(txrx_soc, htc_handle, qdf_osdev, pdev_id);
  15084. }
  15085. #ifdef FEATURE_DIRECT_LINK
  15086. struct dp_srng *dp_setup_direct_link_refill_ring(struct cdp_soc_t *soc_hdl,
  15087. uint8_t pdev_id)
  15088. {
  15089. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  15090. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  15091. if (!pdev) {
  15092. dp_err("DP pdev is NULL");
  15093. return NULL;
  15094. }
  15095. if (dp_srng_alloc(soc, &pdev->rx_refill_buf_ring4,
  15096. RXDMA_BUF, DIRECT_LINK_REFILL_RING_ENTRIES, false)) {
  15097. dp_err("SRNG alloc failed for rx_refill_buf_ring4");
  15098. return NULL;
  15099. }
  15100. if (dp_srng_init(soc, &pdev->rx_refill_buf_ring4,
  15101. RXDMA_BUF, DIRECT_LINK_REFILL_RING_IDX, 0)) {
  15102. dp_err("SRNG init failed for rx_refill_buf_ring4");
  15103. dp_srng_free(soc, &pdev->rx_refill_buf_ring4);
  15104. return NULL;
  15105. }
  15106. if (htt_srng_setup(soc->htt_handle, pdev_id,
  15107. pdev->rx_refill_buf_ring4.hal_srng, RXDMA_BUF)) {
  15108. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring4, RXDMA_BUF,
  15109. DIRECT_LINK_REFILL_RING_IDX);
  15110. dp_srng_free(soc, &pdev->rx_refill_buf_ring4);
  15111. return NULL;
  15112. }
  15113. return &pdev->rx_refill_buf_ring4;
  15114. }
  15115. void dp_destroy_direct_link_refill_ring(struct cdp_soc_t *soc_hdl,
  15116. uint8_t pdev_id)
  15117. {
  15118. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  15119. struct dp_pdev *pdev = dp_get_pdev_from_soc_pdev_id_wifi3(soc, pdev_id);
  15120. if (!pdev) {
  15121. dp_err("DP pdev is NULL");
  15122. return;
  15123. }
  15124. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring4, RXDMA_BUF, 0);
  15125. dp_srng_free(soc, &pdev->rx_refill_buf_ring4);
  15126. }
  15127. #endif