dp_rx.h 69 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #ifndef _DP_RX_H
  20. #define _DP_RX_H
  21. #include "hal_rx.h"
  22. #include "dp_peer.h"
  23. #include "dp_internal.h"
  24. #include <qdf_tracepoint.h>
  25. #include "dp_ipa.h"
  26. #ifdef RXDMA_OPTIMIZATION
  27. #ifndef RX_DATA_BUFFER_ALIGNMENT
  28. #define RX_DATA_BUFFER_ALIGNMENT 128
  29. #endif
  30. #ifndef RX_MONITOR_BUFFER_ALIGNMENT
  31. #define RX_MONITOR_BUFFER_ALIGNMENT 128
  32. #endif
  33. #else /* RXDMA_OPTIMIZATION */
  34. #define RX_DATA_BUFFER_ALIGNMENT 4
  35. #define RX_MONITOR_BUFFER_ALIGNMENT 4
  36. #endif /* RXDMA_OPTIMIZATION */
  37. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  38. #define DP_WBM2SW_RBM(sw0_bm_id) HAL_RX_BUF_RBM_SW1_BM(sw0_bm_id)
  39. /* RBM value used for re-injecting defragmented packets into REO */
  40. #define DP_DEFRAG_RBM(sw0_bm_id) HAL_RX_BUF_RBM_SW3_BM(sw0_bm_id)
  41. #endif
  42. #define RX_BUFFER_RESERVATION 0
  43. #ifdef BE_PKTLOG_SUPPORT
  44. #define BUFFER_RESIDUE 1
  45. #define RX_MON_MIN_HEAD_ROOM 64
  46. #endif
  47. #define DP_DEFAULT_NOISEFLOOR (-96)
  48. #define DP_RX_DESC_MAGIC 0xdec0de
  49. #define dp_rx_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX, params)
  50. #define dp_rx_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_RX, params)
  51. #define dp_rx_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX, params)
  52. #define dp_rx_info(params...) \
  53. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX, ## params)
  54. #define dp_rx_info_rl(params...) \
  55. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX, ## params)
  56. #define dp_rx_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX, params)
  57. /**
  58. * enum dp_rx_desc_state
  59. *
  60. * @RX_DESC_REPLENISH: rx desc replenished
  61. * @RX_DESC_FREELIST: rx desc in freelist
  62. */
  63. enum dp_rx_desc_state {
  64. RX_DESC_REPLENISHED,
  65. RX_DESC_IN_FREELIST,
  66. };
  67. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  68. /**
  69. * struct dp_rx_desc_dbg_info
  70. *
  71. * @freelist_caller: name of the function that put the
  72. * the rx desc in freelist
  73. * @freelist_ts: timestamp when the rx desc is put in
  74. * a freelist
  75. * @replenish_caller: name of the function that last
  76. * replenished the rx desc
  77. * @replenish_ts: last replenish timestamp
  78. * @prev_nbuf: previous nbuf info
  79. * @prev_nbuf_data_addr: previous nbuf data address
  80. */
  81. struct dp_rx_desc_dbg_info {
  82. char freelist_caller[QDF_MEM_FUNC_NAME_SIZE];
  83. uint64_t freelist_ts;
  84. char replenish_caller[QDF_MEM_FUNC_NAME_SIZE];
  85. uint64_t replenish_ts;
  86. qdf_nbuf_t prev_nbuf;
  87. uint8_t *prev_nbuf_data_addr;
  88. };
  89. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  90. /**
  91. * struct dp_rx_desc
  92. *
  93. * @nbuf : VA of the "skb" posted
  94. * @rx_buf_start : VA of the original Rx buffer, before
  95. * movement of any skb->data pointer
  96. * @paddr_buf_start : PA of the original Rx buffer, before
  97. * movement of any frag pointer
  98. * @cookie : index into the sw array which holds
  99. * the sw Rx descriptors
  100. * Cookie space is 21 bits:
  101. * lower 18 bits -- index
  102. * upper 3 bits -- pool_id
  103. * @pool_id : pool Id for which this allocated.
  104. * Can only be used if there is no flow
  105. * steering
  106. * @chip_id : chip_id indicating MLO chip_id
  107. * valid or used only in case of multi-chip MLO
  108. * @in_use rx_desc is in use
  109. * @unmapped used to mark rx_desc an unmapped if the corresponding
  110. * nbuf is already unmapped
  111. * @in_err_state : Nbuf sanity failed for this descriptor.
  112. * @nbuf_data_addr : VA of nbuf data posted
  113. */
  114. struct dp_rx_desc {
  115. qdf_nbuf_t nbuf;
  116. uint8_t *rx_buf_start;
  117. qdf_dma_addr_t paddr_buf_start;
  118. uint32_t cookie;
  119. uint8_t pool_id;
  120. uint8_t chip_id;
  121. #ifdef RX_DESC_DEBUG_CHECK
  122. uint32_t magic;
  123. uint8_t *nbuf_data_addr;
  124. struct dp_rx_desc_dbg_info *dbg_info;
  125. #endif
  126. uint8_t in_use:1,
  127. unmapped:1,
  128. in_err_state:1;
  129. };
  130. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  131. #ifdef ATH_RX_PRI_SAVE
  132. #define DP_RX_TID_SAVE(_nbuf, _tid) \
  133. (qdf_nbuf_set_priority(_nbuf, _tid))
  134. #else
  135. #define DP_RX_TID_SAVE(_nbuf, _tid)
  136. #endif
  137. /* RX Descriptor Multi Page memory alloc related */
  138. #define DP_RX_DESC_OFFSET_NUM_BITS 8
  139. #define DP_RX_DESC_PAGE_ID_NUM_BITS 8
  140. #define DP_RX_DESC_POOL_ID_NUM_BITS 4
  141. #define DP_RX_DESC_PAGE_ID_SHIFT DP_RX_DESC_OFFSET_NUM_BITS
  142. #define DP_RX_DESC_POOL_ID_SHIFT \
  143. (DP_RX_DESC_OFFSET_NUM_BITS + DP_RX_DESC_PAGE_ID_NUM_BITS)
  144. #define RX_DESC_MULTI_PAGE_COOKIE_POOL_ID_MASK \
  145. (((1 << DP_RX_DESC_POOL_ID_NUM_BITS) - 1) << DP_RX_DESC_POOL_ID_SHIFT)
  146. #define RX_DESC_MULTI_PAGE_COOKIE_PAGE_ID_MASK \
  147. (((1 << DP_RX_DESC_PAGE_ID_NUM_BITS) - 1) << \
  148. DP_RX_DESC_PAGE_ID_SHIFT)
  149. #define RX_DESC_MULTI_PAGE_COOKIE_OFFSET_MASK \
  150. ((1 << DP_RX_DESC_OFFSET_NUM_BITS) - 1)
  151. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_POOL_ID(_cookie) \
  152. (((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_POOL_ID_MASK) >> \
  153. DP_RX_DESC_POOL_ID_SHIFT)
  154. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_PAGE_ID(_cookie) \
  155. (((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_PAGE_ID_MASK) >> \
  156. DP_RX_DESC_PAGE_ID_SHIFT)
  157. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_OFFSET(_cookie) \
  158. ((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_OFFSET_MASK)
  159. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  160. #define RX_DESC_COOKIE_INDEX_SHIFT 0
  161. #define RX_DESC_COOKIE_INDEX_MASK 0x3ffff /* 18 bits */
  162. #define RX_DESC_COOKIE_POOL_ID_SHIFT 18
  163. #define RX_DESC_COOKIE_POOL_ID_MASK 0x1c0000
  164. #define DP_RX_DESC_COOKIE_MAX \
  165. (RX_DESC_COOKIE_INDEX_MASK | RX_DESC_COOKIE_POOL_ID_MASK)
  166. #define DP_RX_DESC_COOKIE_POOL_ID_GET(_cookie) \
  167. (((_cookie) & RX_DESC_COOKIE_POOL_ID_MASK) >> \
  168. RX_DESC_COOKIE_POOL_ID_SHIFT)
  169. #define DP_RX_DESC_COOKIE_INDEX_GET(_cookie) \
  170. (((_cookie) & RX_DESC_COOKIE_INDEX_MASK) >> \
  171. RX_DESC_COOKIE_INDEX_SHIFT)
  172. #define dp_rx_add_to_free_desc_list(head, tail, new) \
  173. __dp_rx_add_to_free_desc_list(head, tail, new, __func__)
  174. #define dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool, \
  175. num_buffers, desc_list, tail) \
  176. __dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool, \
  177. num_buffers, desc_list, tail, __func__)
  178. #ifdef WLAN_SUPPORT_RX_FISA
  179. /**
  180. * dp_rx_set_hdr_pad() - set l3 padding in nbuf cb
  181. * @nbuf: pkt skb pointer
  182. * @l3_padding: l3 padding
  183. *
  184. * Return: None
  185. */
  186. static inline
  187. void dp_rx_set_hdr_pad(qdf_nbuf_t nbuf, uint32_t l3_padding)
  188. {
  189. QDF_NBUF_CB_RX_PACKET_L3_HDR_PAD(nbuf) = l3_padding;
  190. }
  191. #else
  192. static inline
  193. void dp_rx_set_hdr_pad(qdf_nbuf_t nbuf, uint32_t l3_padding)
  194. {
  195. }
  196. #endif
  197. #ifdef DP_RX_SPECIAL_FRAME_NEED
  198. /**
  199. * dp_rx_is_special_frame() - check is RX frame special needed
  200. *
  201. * @nbuf: RX skb pointer
  202. * @frame_mask: the mask for speical frame needed
  203. *
  204. * Check is RX frame wanted matched with mask
  205. *
  206. * Return: true - special frame needed, false - no
  207. */
  208. static inline
  209. bool dp_rx_is_special_frame(qdf_nbuf_t nbuf, uint32_t frame_mask)
  210. {
  211. if (((frame_mask & FRAME_MASK_IPV4_ARP) &&
  212. qdf_nbuf_is_ipv4_arp_pkt(nbuf)) ||
  213. ((frame_mask & FRAME_MASK_IPV4_DHCP) &&
  214. qdf_nbuf_is_ipv4_dhcp_pkt(nbuf)) ||
  215. ((frame_mask & FRAME_MASK_IPV4_EAPOL) &&
  216. qdf_nbuf_is_ipv4_eapol_pkt(nbuf)) ||
  217. ((frame_mask & FRAME_MASK_IPV6_DHCP) &&
  218. qdf_nbuf_is_ipv6_dhcp_pkt(nbuf)))
  219. return true;
  220. return false;
  221. }
  222. /**
  223. * dp_rx_deliver_special_frame() - Deliver the RX special frame to stack
  224. * if matches mask
  225. *
  226. * @soc: Datapath soc handler
  227. * @peer: pointer to DP peer
  228. * @nbuf: pointer to the skb of RX frame
  229. * @frame_mask: the mask for speical frame needed
  230. * @rx_tlv_hdr: start of rx tlv header
  231. *
  232. * note: Msdu_len must have been stored in QDF_NBUF_CB_RX_PKT_LEN(nbuf) and
  233. * single nbuf is expected.
  234. *
  235. * return: true - nbuf has been delivered to stack, false - not.
  236. */
  237. bool dp_rx_deliver_special_frame(struct dp_soc *soc, struct dp_txrx_peer *peer,
  238. qdf_nbuf_t nbuf, uint32_t frame_mask,
  239. uint8_t *rx_tlv_hdr);
  240. #else
  241. static inline
  242. bool dp_rx_is_special_frame(qdf_nbuf_t nbuf, uint32_t frame_mask)
  243. {
  244. return false;
  245. }
  246. static inline
  247. bool dp_rx_deliver_special_frame(struct dp_soc *soc, struct dp_txrx_peer *peer,
  248. qdf_nbuf_t nbuf, uint32_t frame_mask,
  249. uint8_t *rx_tlv_hdr)
  250. {
  251. return false;
  252. }
  253. #endif
  254. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  255. #ifdef DP_RX_DISABLE_NDI_MDNS_FORWARDING
  256. static inline
  257. bool dp_rx_check_ndi_mdns_fwding(struct dp_txrx_peer *ta_txrx_peer,
  258. qdf_nbuf_t nbuf)
  259. {
  260. if (ta_txrx_peer->vdev->opmode == wlan_op_mode_ndi &&
  261. qdf_nbuf_is_ipv6_mdns_pkt(nbuf)) {
  262. DP_PEER_PER_PKT_STATS_INC(ta_txrx_peer,
  263. rx.intra_bss.mdns_no_fwd, 1);
  264. return false;
  265. }
  266. return true;
  267. }
  268. #else
  269. static inline
  270. bool dp_rx_check_ndi_mdns_fwding(struct dp_txrx_peer *ta_txrx_peer,
  271. qdf_nbuf_t nbuf)
  272. {
  273. return true;
  274. }
  275. #endif
  276. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  277. /* DOC: Offset to obtain LLC hdr
  278. *
  279. * In the case of Wifi parse error
  280. * to reach LLC header from beginning
  281. * of VLAN tag we need to skip 8 bytes.
  282. * Vlan_tag(4)+length(2)+length added
  283. * by HW(2) = 8 bytes.
  284. */
  285. #define DP_SKIP_VLAN 8
  286. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  287. /**
  288. * struct dp_rx_cached_buf - rx cached buffer
  289. * @list: linked list node
  290. * @buf: skb buffer
  291. */
  292. struct dp_rx_cached_buf {
  293. qdf_list_node_t node;
  294. qdf_nbuf_t buf;
  295. };
  296. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  297. /*
  298. *dp_rx_xor_block() - xor block of data
  299. *@b: destination data block
  300. *@a: source data block
  301. *@len: length of the data to process
  302. *
  303. *Returns: None
  304. */
  305. static inline void dp_rx_xor_block(uint8_t *b, const uint8_t *a, qdf_size_t len)
  306. {
  307. qdf_size_t i;
  308. for (i = 0; i < len; i++)
  309. b[i] ^= a[i];
  310. }
  311. /*
  312. *dp_rx_rotl() - rotate the bits left
  313. *@val: unsigned integer input value
  314. *@bits: number of bits
  315. *
  316. *Returns: Integer with left rotated by number of 'bits'
  317. */
  318. static inline uint32_t dp_rx_rotl(uint32_t val, int bits)
  319. {
  320. return (val << bits) | (val >> (32 - bits));
  321. }
  322. /*
  323. *dp_rx_rotr() - rotate the bits right
  324. *@val: unsigned integer input value
  325. *@bits: number of bits
  326. *
  327. *Returns: Integer with right rotated by number of 'bits'
  328. */
  329. static inline uint32_t dp_rx_rotr(uint32_t val, int bits)
  330. {
  331. return (val >> bits) | (val << (32 - bits));
  332. }
  333. /*
  334. * dp_set_rx_queue() - set queue_mapping in skb
  335. * @nbuf: skb
  336. * @queue_id: rx queue_id
  337. *
  338. * Return: void
  339. */
  340. #ifdef QCA_OL_RX_MULTIQ_SUPPORT
  341. static inline void dp_set_rx_queue(qdf_nbuf_t nbuf, uint8_t queue_id)
  342. {
  343. qdf_nbuf_record_rx_queue(nbuf, queue_id);
  344. return;
  345. }
  346. #else
  347. static inline void dp_set_rx_queue(qdf_nbuf_t nbuf, uint8_t queue_id)
  348. {
  349. }
  350. #endif
  351. /*
  352. *dp_rx_xswap() - swap the bits left
  353. *@val: unsigned integer input value
  354. *
  355. *Returns: Integer with bits swapped
  356. */
  357. static inline uint32_t dp_rx_xswap(uint32_t val)
  358. {
  359. return ((val & 0x00ff00ff) << 8) | ((val & 0xff00ff00) >> 8);
  360. }
  361. /*
  362. *dp_rx_get_le32_split() - get little endian 32 bits split
  363. *@b0: byte 0
  364. *@b1: byte 1
  365. *@b2: byte 2
  366. *@b3: byte 3
  367. *
  368. *Returns: Integer with split little endian 32 bits
  369. */
  370. static inline uint32_t dp_rx_get_le32_split(uint8_t b0, uint8_t b1, uint8_t b2,
  371. uint8_t b3)
  372. {
  373. return b0 | (b1 << 8) | (b2 << 16) | (b3 << 24);
  374. }
  375. /*
  376. *dp_rx_get_le32() - get little endian 32 bits
  377. *@b0: byte 0
  378. *@b1: byte 1
  379. *@b2: byte 2
  380. *@b3: byte 3
  381. *
  382. *Returns: Integer with little endian 32 bits
  383. */
  384. static inline uint32_t dp_rx_get_le32(const uint8_t *p)
  385. {
  386. return dp_rx_get_le32_split(p[0], p[1], p[2], p[3]);
  387. }
  388. /*
  389. * dp_rx_put_le32() - put little endian 32 bits
  390. * @p: destination char array
  391. * @v: source 32-bit integer
  392. *
  393. * Returns: None
  394. */
  395. static inline void dp_rx_put_le32(uint8_t *p, uint32_t v)
  396. {
  397. p[0] = (v) & 0xff;
  398. p[1] = (v >> 8) & 0xff;
  399. p[2] = (v >> 16) & 0xff;
  400. p[3] = (v >> 24) & 0xff;
  401. }
  402. /* Extract michal mic block of data */
  403. #define dp_rx_michael_block(l, r) \
  404. do { \
  405. r ^= dp_rx_rotl(l, 17); \
  406. l += r; \
  407. r ^= dp_rx_xswap(l); \
  408. l += r; \
  409. r ^= dp_rx_rotl(l, 3); \
  410. l += r; \
  411. r ^= dp_rx_rotr(l, 2); \
  412. l += r; \
  413. } while (0)
  414. /**
  415. * struct dp_rx_desc_list_elem_t
  416. *
  417. * @next : Next pointer to form free list
  418. * @rx_desc : DP Rx descriptor
  419. */
  420. union dp_rx_desc_list_elem_t {
  421. union dp_rx_desc_list_elem_t *next;
  422. struct dp_rx_desc rx_desc;
  423. };
  424. #ifdef RX_DESC_MULTI_PAGE_ALLOC
  425. /**
  426. * dp_rx_desc_find() - find dp rx descriptor from page ID and offset
  427. * @page_id: Page ID
  428. * @offset: Offset of the descriptor element
  429. *
  430. * Return: RX descriptor element
  431. */
  432. union dp_rx_desc_list_elem_t *dp_rx_desc_find(uint16_t page_id, uint16_t offset,
  433. struct rx_desc_pool *rx_pool);
  434. static inline
  435. struct dp_rx_desc *dp_get_rx_desc_from_cookie(struct dp_soc *soc,
  436. struct rx_desc_pool *pool,
  437. uint32_t cookie)
  438. {
  439. uint8_t pool_id = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_POOL_ID(cookie);
  440. uint16_t page_id = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_PAGE_ID(cookie);
  441. uint8_t offset = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_OFFSET(cookie);
  442. struct rx_desc_pool *rx_desc_pool;
  443. union dp_rx_desc_list_elem_t *rx_desc_elem;
  444. if (qdf_unlikely(pool_id >= MAX_RXDESC_POOLS))
  445. return NULL;
  446. rx_desc_pool = &pool[pool_id];
  447. rx_desc_elem = (union dp_rx_desc_list_elem_t *)
  448. (rx_desc_pool->desc_pages.cacheable_pages[page_id] +
  449. rx_desc_pool->elem_size * offset);
  450. return &rx_desc_elem->rx_desc;
  451. }
  452. /**
  453. * dp_rx_cookie_2_va_rxdma_buf() - Converts cookie to a virtual address of
  454. * the Rx descriptor on Rx DMA source ring buffer
  455. * @soc: core txrx main context
  456. * @cookie: cookie used to lookup virtual address
  457. *
  458. * Return: Pointer to the Rx descriptor
  459. */
  460. static inline
  461. struct dp_rx_desc *dp_rx_cookie_2_va_rxdma_buf(struct dp_soc *soc,
  462. uint32_t cookie)
  463. {
  464. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_buf[0], cookie);
  465. }
  466. /**
  467. * dp_rx_cookie_2_va_mon_buf() - Converts cookie to a virtual address of
  468. * the Rx descriptor on monitor ring buffer
  469. * @soc: core txrx main context
  470. * @cookie: cookie used to lookup virtual address
  471. *
  472. * Return: Pointer to the Rx descriptor
  473. */
  474. static inline
  475. struct dp_rx_desc *dp_rx_cookie_2_va_mon_buf(struct dp_soc *soc,
  476. uint32_t cookie)
  477. {
  478. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_mon[0], cookie);
  479. }
  480. /**
  481. * dp_rx_cookie_2_va_mon_status() - Converts cookie to a virtual address of
  482. * the Rx descriptor on monitor status ring buffer
  483. * @soc: core txrx main context
  484. * @cookie: cookie used to lookup virtual address
  485. *
  486. * Return: Pointer to the Rx descriptor
  487. */
  488. static inline
  489. struct dp_rx_desc *dp_rx_cookie_2_va_mon_status(struct dp_soc *soc,
  490. uint32_t cookie)
  491. {
  492. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_status[0], cookie);
  493. }
  494. #else
  495. void dp_rx_desc_pool_init(struct dp_soc *soc, uint32_t pool_id,
  496. uint32_t pool_size,
  497. struct rx_desc_pool *rx_desc_pool);
  498. /**
  499. * dp_rx_cookie_2_va_rxdma_buf() - Converts cookie to a virtual address of
  500. * the Rx descriptor on Rx DMA source ring buffer
  501. * @soc: core txrx main context
  502. * @cookie: cookie used to lookup virtual address
  503. *
  504. * Return: void *: Virtual Address of the Rx descriptor
  505. */
  506. static inline
  507. void *dp_rx_cookie_2_va_rxdma_buf(struct dp_soc *soc, uint32_t cookie)
  508. {
  509. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  510. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  511. struct rx_desc_pool *rx_desc_pool;
  512. if (qdf_unlikely(pool_id >= MAX_RXDESC_POOLS))
  513. return NULL;
  514. rx_desc_pool = &soc->rx_desc_buf[pool_id];
  515. if (qdf_unlikely(index >= rx_desc_pool->pool_size))
  516. return NULL;
  517. return &rx_desc_pool->array[index].rx_desc;
  518. }
  519. /**
  520. * dp_rx_cookie_2_va_mon_buf() - Converts cookie to a virtual address of
  521. * the Rx descriptor on monitor ring buffer
  522. * @soc: core txrx main context
  523. * @cookie: cookie used to lookup virtual address
  524. *
  525. * Return: void *: Virtual Address of the Rx descriptor
  526. */
  527. static inline
  528. void *dp_rx_cookie_2_va_mon_buf(struct dp_soc *soc, uint32_t cookie)
  529. {
  530. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  531. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  532. /* TODO */
  533. /* Add sanity for pool_id & index */
  534. return &(soc->rx_desc_mon[pool_id].array[index].rx_desc);
  535. }
  536. /**
  537. * dp_rx_cookie_2_va_mon_status() - Converts cookie to a virtual address of
  538. * the Rx descriptor on monitor status ring buffer
  539. * @soc: core txrx main context
  540. * @cookie: cookie used to lookup virtual address
  541. *
  542. * Return: void *: Virtual Address of the Rx descriptor
  543. */
  544. static inline
  545. void *dp_rx_cookie_2_va_mon_status(struct dp_soc *soc, uint32_t cookie)
  546. {
  547. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  548. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  549. /* TODO */
  550. /* Add sanity for pool_id & index */
  551. return &(soc->rx_desc_status[pool_id].array[index].rx_desc);
  552. }
  553. #endif /* RX_DESC_MULTI_PAGE_ALLOC */
  554. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  555. static inline bool dp_rx_check_ap_bridge(struct dp_vdev *vdev)
  556. {
  557. return vdev->ap_bridge_enabled;
  558. }
  559. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  560. static inline QDF_STATUS
  561. dp_rx_cookie_check_and_invalidate(hal_ring_desc_t ring_desc)
  562. {
  563. if (qdf_unlikely(HAL_RX_REO_BUF_COOKIE_INVALID_GET(ring_desc)))
  564. return QDF_STATUS_E_FAILURE;
  565. HAL_RX_REO_BUF_COOKIE_INVALID_SET(ring_desc);
  566. return QDF_STATUS_SUCCESS;
  567. }
  568. /**
  569. * dp_rx_cookie_reset_invalid_bit() - Reset the invalid bit of the cookie
  570. * field in ring descriptor
  571. * @ring_desc: ring descriptor
  572. *
  573. * Return: None
  574. */
  575. static inline void
  576. dp_rx_cookie_reset_invalid_bit(hal_ring_desc_t ring_desc)
  577. {
  578. HAL_RX_REO_BUF_COOKIE_INVALID_RESET(ring_desc);
  579. }
  580. #else
  581. static inline QDF_STATUS
  582. dp_rx_cookie_check_and_invalidate(hal_ring_desc_t ring_desc)
  583. {
  584. return QDF_STATUS_SUCCESS;
  585. }
  586. static inline void
  587. dp_rx_cookie_reset_invalid_bit(hal_ring_desc_t ring_desc)
  588. {
  589. }
  590. #endif
  591. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  592. QDF_STATUS dp_rx_desc_pool_is_allocated(struct rx_desc_pool *rx_desc_pool);
  593. QDF_STATUS dp_rx_desc_pool_alloc(struct dp_soc *soc,
  594. uint32_t pool_size,
  595. struct rx_desc_pool *rx_desc_pool);
  596. void dp_rx_desc_pool_init(struct dp_soc *soc, uint32_t pool_id,
  597. uint32_t pool_size,
  598. struct rx_desc_pool *rx_desc_pool);
  599. void dp_rx_add_desc_list_to_free_list(struct dp_soc *soc,
  600. union dp_rx_desc_list_elem_t **local_desc_list,
  601. union dp_rx_desc_list_elem_t **tail,
  602. uint16_t pool_id,
  603. struct rx_desc_pool *rx_desc_pool);
  604. uint16_t dp_rx_get_free_desc_list(struct dp_soc *soc, uint32_t pool_id,
  605. struct rx_desc_pool *rx_desc_pool,
  606. uint16_t num_descs,
  607. union dp_rx_desc_list_elem_t **desc_list,
  608. union dp_rx_desc_list_elem_t **tail);
  609. QDF_STATUS dp_rx_pdev_desc_pool_alloc(struct dp_pdev *pdev);
  610. void dp_rx_pdev_desc_pool_free(struct dp_pdev *pdev);
  611. QDF_STATUS dp_rx_pdev_desc_pool_init(struct dp_pdev *pdev);
  612. void dp_rx_pdev_desc_pool_deinit(struct dp_pdev *pdev);
  613. void dp_rx_desc_pool_deinit(struct dp_soc *soc,
  614. struct rx_desc_pool *rx_desc_pool,
  615. uint32_t pool_id);
  616. QDF_STATUS dp_rx_pdev_attach(struct dp_pdev *pdev);
  617. QDF_STATUS dp_rx_pdev_buffers_alloc(struct dp_pdev *pdev);
  618. void dp_rx_pdev_buffers_free(struct dp_pdev *pdev);
  619. void dp_rx_pdev_detach(struct dp_pdev *pdev);
  620. void dp_print_napi_stats(struct dp_soc *soc);
  621. /**
  622. * dp_rx_vdev_detach() - detach vdev from dp rx
  623. * @vdev: virtual device instance
  624. *
  625. * Return: QDF_STATUS_SUCCESS: success
  626. * QDF_STATUS_E_RESOURCES: Error return
  627. */
  628. QDF_STATUS dp_rx_vdev_detach(struct dp_vdev *vdev);
  629. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  630. uint32_t
  631. dp_rx_process(struct dp_intr *int_ctx, hal_ring_handle_t hal_ring_hdl,
  632. uint8_t reo_ring_num,
  633. uint32_t quota);
  634. /**
  635. * dp_rx_err_process() - Processes error frames routed to REO error ring
  636. * @int_ctx: pointer to DP interrupt context
  637. * @soc: core txrx main context
  638. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  639. * @quota: No. of units (packets) that can be serviced in one shot.
  640. *
  641. * This function implements error processing and top level demultiplexer
  642. * for all the frames routed to REO error ring.
  643. *
  644. * Return: uint32_t: No. of elements processed
  645. */
  646. uint32_t dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  647. hal_ring_handle_t hal_ring_hdl, uint32_t quota);
  648. /**
  649. * dp_rx_wbm_err_process() - Processes error frames routed to WBM release ring
  650. * @int_ctx: pointer to DP interrupt context
  651. * @soc: core txrx main context
  652. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  653. * @quota: No. of units (packets) that can be serviced in one shot.
  654. *
  655. * This function implements error processing and top level demultiplexer
  656. * for all the frames routed to WBM2HOST sw release ring.
  657. *
  658. * Return: uint32_t: No. of elements processed
  659. */
  660. uint32_t
  661. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  662. hal_ring_handle_t hal_ring_hdl, uint32_t quota);
  663. /**
  664. * dp_rx_sg_create() - create a frag_list for MSDUs which are spread across
  665. * multiple nbufs.
  666. * @soc: core txrx main context
  667. * @nbuf: pointer to the first msdu of an amsdu.
  668. *
  669. * This function implements the creation of RX frag_list for cases
  670. * where an MSDU is spread across multiple nbufs.
  671. *
  672. * Return: returns the head nbuf which contains complete frag_list.
  673. */
  674. qdf_nbuf_t dp_rx_sg_create(struct dp_soc *soc, qdf_nbuf_t nbuf);
  675. /*
  676. * dp_rx_desc_nbuf_and_pool_free() - free the sw rx desc pool called during
  677. * de-initialization of wifi module.
  678. *
  679. * @soc: core txrx main context
  680. * @pool_id: pool_id which is one of 3 mac_ids
  681. * @rx_desc_pool: rx descriptor pool pointer
  682. *
  683. * Return: None
  684. */
  685. void dp_rx_desc_nbuf_and_pool_free(struct dp_soc *soc, uint32_t pool_id,
  686. struct rx_desc_pool *rx_desc_pool);
  687. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  688. /*
  689. * dp_rx_desc_nbuf_free() - free the sw rx desc nbufs called during
  690. * de-initialization of wifi module.
  691. *
  692. * @soc: core txrx main context
  693. * @pool_id: pool_id which is one of 3 mac_ids
  694. * @rx_desc_pool: rx descriptor pool pointer
  695. *
  696. * Return: None
  697. */
  698. void dp_rx_desc_nbuf_free(struct dp_soc *soc,
  699. struct rx_desc_pool *rx_desc_pool);
  700. #ifdef DP_RX_MON_MEM_FRAG
  701. /*
  702. * dp_rx_desc_frag_free() - free the sw rx desc frag called during
  703. * de-initialization of wifi module.
  704. *
  705. * @soc: core txrx main context
  706. * @rx_desc_pool: rx descriptor pool pointer
  707. *
  708. * Return: None
  709. */
  710. void dp_rx_desc_frag_free(struct dp_soc *soc,
  711. struct rx_desc_pool *rx_desc_pool);
  712. #else
  713. static inline
  714. void dp_rx_desc_frag_free(struct dp_soc *soc,
  715. struct rx_desc_pool *rx_desc_pool)
  716. {
  717. }
  718. #endif
  719. /*
  720. * dp_rx_desc_pool_free() - free the sw rx desc array called during
  721. * de-initialization of wifi module.
  722. *
  723. * @soc: core txrx main context
  724. * @rx_desc_pool: rx descriptor pool pointer
  725. *
  726. * Return: None
  727. */
  728. void dp_rx_desc_pool_free(struct dp_soc *soc,
  729. struct rx_desc_pool *rx_desc_pool);
  730. void dp_rx_deliver_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf_list,
  731. struct dp_txrx_peer *peer);
  732. #ifdef RX_DESC_LOGGING
  733. /*
  734. * dp_rx_desc_alloc_dbg_info() - Alloc memory for rx descriptor debug
  735. * structure
  736. * @rx_desc: rx descriptor pointer
  737. *
  738. * Return: None
  739. */
  740. static inline
  741. void dp_rx_desc_alloc_dbg_info(struct dp_rx_desc *rx_desc)
  742. {
  743. rx_desc->dbg_info = qdf_mem_malloc(sizeof(struct dp_rx_desc_dbg_info));
  744. }
  745. /*
  746. * dp_rx_desc_free_dbg_info() - Free rx descriptor debug
  747. * structure memory
  748. * @rx_desc: rx descriptor pointer
  749. *
  750. * Return: None
  751. */
  752. static inline
  753. void dp_rx_desc_free_dbg_info(struct dp_rx_desc *rx_desc)
  754. {
  755. qdf_mem_free(rx_desc->dbg_info);
  756. }
  757. /*
  758. * dp_rx_desc_update_dbg_info() - Update rx descriptor debug info
  759. * structure memory
  760. * @rx_desc: rx descriptor pointer
  761. *
  762. * Return: None
  763. */
  764. static
  765. void dp_rx_desc_update_dbg_info(struct dp_rx_desc *rx_desc,
  766. const char *func_name, uint8_t flag)
  767. {
  768. struct dp_rx_desc_dbg_info *info = rx_desc->dbg_info;
  769. if (!info)
  770. return;
  771. if (flag == RX_DESC_REPLENISHED) {
  772. qdf_str_lcopy(info->replenish_caller, func_name,
  773. QDF_MEM_FUNC_NAME_SIZE);
  774. info->replenish_ts = qdf_get_log_timestamp();
  775. } else {
  776. qdf_str_lcopy(info->freelist_caller, func_name,
  777. QDF_MEM_FUNC_NAME_SIZE);
  778. info->freelist_ts = qdf_get_log_timestamp();
  779. info->prev_nbuf = rx_desc->nbuf;
  780. info->prev_nbuf_data_addr = rx_desc->nbuf_data_addr;
  781. rx_desc->nbuf_data_addr = NULL;
  782. }
  783. }
  784. #else
  785. static inline
  786. void dp_rx_desc_alloc_dbg_info(struct dp_rx_desc *rx_desc)
  787. {
  788. }
  789. static inline
  790. void dp_rx_desc_free_dbg_info(struct dp_rx_desc *rx_desc)
  791. {
  792. }
  793. static inline
  794. void dp_rx_desc_update_dbg_info(struct dp_rx_desc *rx_desc,
  795. const char *func_name, uint8_t flag)
  796. {
  797. }
  798. #endif /* RX_DESC_LOGGING */
  799. /**
  800. * dp_rx_add_to_free_desc_list() - Adds to a local free descriptor list
  801. *
  802. * @head: pointer to the head of local free list
  803. * @tail: pointer to the tail of local free list
  804. * @new: new descriptor that is added to the free list
  805. * @func_name: caller func name
  806. *
  807. * Return: void:
  808. */
  809. static inline
  810. void __dp_rx_add_to_free_desc_list(union dp_rx_desc_list_elem_t **head,
  811. union dp_rx_desc_list_elem_t **tail,
  812. struct dp_rx_desc *new, const char *func_name)
  813. {
  814. qdf_assert(head && new);
  815. dp_rx_desc_update_dbg_info(new, func_name, RX_DESC_IN_FREELIST);
  816. new->nbuf = NULL;
  817. new->in_use = 0;
  818. ((union dp_rx_desc_list_elem_t *)new)->next = *head;
  819. *head = (union dp_rx_desc_list_elem_t *)new;
  820. /* reset tail if head->next is NULL */
  821. if (!*tail || !(*head)->next)
  822. *tail = *head;
  823. }
  824. uint8_t dp_rx_process_invalid_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  825. uint8_t mac_id);
  826. void dp_rx_process_invalid_peer_wrapper(struct dp_soc *soc,
  827. qdf_nbuf_t mpdu, bool mpdu_done, uint8_t mac_id);
  828. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  829. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *peer);
  830. void dp_2k_jump_handle(struct dp_soc *soc, qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  831. uint16_t peer_id, uint8_t tid);
  832. #define DP_RX_HEAD_APPEND(head, elem) \
  833. do { \
  834. qdf_nbuf_set_next((elem), (head)); \
  835. (head) = (elem); \
  836. } while (0)
  837. #define DP_RX_LIST_APPEND(head, tail, elem) \
  838. do { \
  839. if (!(head)) { \
  840. (head) = (elem); \
  841. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(head) = 1;\
  842. } else { \
  843. qdf_nbuf_set_next((tail), (elem)); \
  844. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(head)++; \
  845. } \
  846. (tail) = (elem); \
  847. qdf_nbuf_set_next((tail), NULL); \
  848. } while (0)
  849. #define DP_RX_MERGE_TWO_LIST(phead, ptail, chead, ctail) \
  850. do { \
  851. if (!(phead)) { \
  852. (phead) = (chead); \
  853. } else { \
  854. qdf_nbuf_set_next((ptail), (chead)); \
  855. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(phead) += \
  856. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(chead); \
  857. } \
  858. (ptail) = (ctail); \
  859. qdf_nbuf_set_next((ptail), NULL); \
  860. } while (0)
  861. #if defined(QCA_PADDR_CHECK_ON_3TH_PLATFORM)
  862. /*
  863. * on some third-party platform, the memory below 0x2000
  864. * is reserved for target use, so any memory allocated in this
  865. * region should not be used by host
  866. */
  867. #define MAX_RETRY 50
  868. #define DP_PHY_ADDR_RESERVED 0x2000
  869. #elif defined(BUILD_X86)
  870. /*
  871. * in M2M emulation platforms (x86) the memory below 0x50000000
  872. * is reserved for target use, so any memory allocated in this
  873. * region should not be used by host
  874. */
  875. #define MAX_RETRY 100
  876. #define DP_PHY_ADDR_RESERVED 0x50000000
  877. #endif
  878. #if defined(QCA_PADDR_CHECK_ON_3TH_PLATFORM) || defined(BUILD_X86)
  879. /**
  880. * dp_check_paddr() - check if current phy address is valid or not
  881. * @dp_soc: core txrx main context
  882. * @rx_netbuf: skb buffer
  883. * @paddr: physical address
  884. * @rx_desc_pool: struct of rx descriptor pool
  885. * check if the physical address of the nbuf->data is less
  886. * than DP_PHY_ADDR_RESERVED then free the nbuf and try
  887. * allocating new nbuf. We can try for 100 times.
  888. *
  889. * This is a temp WAR till we fix it properly.
  890. *
  891. * Return: success or failure.
  892. */
  893. static inline
  894. int dp_check_paddr(struct dp_soc *dp_soc,
  895. qdf_nbuf_t *rx_netbuf,
  896. qdf_dma_addr_t *paddr,
  897. struct rx_desc_pool *rx_desc_pool)
  898. {
  899. uint32_t nbuf_retry = 0;
  900. int32_t ret;
  901. if (qdf_likely(*paddr > DP_PHY_ADDR_RESERVED))
  902. return QDF_STATUS_SUCCESS;
  903. do {
  904. dp_debug("invalid phy addr 0x%llx, trying again",
  905. (uint64_t)(*paddr));
  906. nbuf_retry++;
  907. if ((*rx_netbuf)) {
  908. /* Not freeing buffer intentionally.
  909. * Observed that same buffer is getting
  910. * re-allocated resulting in longer load time
  911. * WMI init timeout.
  912. * This buffer is anyway not useful so skip it.
  913. *.Add such buffer to invalid list and free
  914. *.them when driver unload.
  915. **/
  916. qdf_nbuf_unmap_nbytes_single(dp_soc->osdev,
  917. *rx_netbuf,
  918. QDF_DMA_FROM_DEVICE,
  919. rx_desc_pool->buf_size);
  920. qdf_nbuf_queue_add(&dp_soc->invalid_buf_queue,
  921. *rx_netbuf);
  922. }
  923. *rx_netbuf = qdf_nbuf_alloc(dp_soc->osdev,
  924. rx_desc_pool->buf_size,
  925. RX_BUFFER_RESERVATION,
  926. rx_desc_pool->buf_alignment,
  927. FALSE);
  928. if (qdf_unlikely(!(*rx_netbuf)))
  929. return QDF_STATUS_E_FAILURE;
  930. ret = qdf_nbuf_map_nbytes_single(dp_soc->osdev,
  931. *rx_netbuf,
  932. QDF_DMA_FROM_DEVICE,
  933. rx_desc_pool->buf_size);
  934. if (qdf_unlikely(ret == QDF_STATUS_E_FAILURE)) {
  935. qdf_nbuf_free(*rx_netbuf);
  936. *rx_netbuf = NULL;
  937. continue;
  938. }
  939. *paddr = qdf_nbuf_get_frag_paddr(*rx_netbuf, 0);
  940. if (qdf_likely(*paddr > DP_PHY_ADDR_RESERVED))
  941. return QDF_STATUS_SUCCESS;
  942. } while (nbuf_retry < MAX_RETRY);
  943. if ((*rx_netbuf)) {
  944. qdf_nbuf_unmap_nbytes_single(dp_soc->osdev,
  945. *rx_netbuf,
  946. QDF_DMA_FROM_DEVICE,
  947. rx_desc_pool->buf_size);
  948. qdf_nbuf_queue_add(&dp_soc->invalid_buf_queue,
  949. *rx_netbuf);
  950. }
  951. return QDF_STATUS_E_FAILURE;
  952. }
  953. #else
  954. static inline
  955. int dp_check_paddr(struct dp_soc *dp_soc,
  956. qdf_nbuf_t *rx_netbuf,
  957. qdf_dma_addr_t *paddr,
  958. struct rx_desc_pool *rx_desc_pool)
  959. {
  960. return QDF_STATUS_SUCCESS;
  961. }
  962. #endif
  963. /**
  964. * dp_rx_cookie_2_link_desc_va() - Converts cookie to a virtual address of
  965. * the MSDU Link Descriptor
  966. * @soc: core txrx main context
  967. * @buf_info: buf_info includes cookie that is used to lookup
  968. * virtual address of link descriptor after deriving the page id
  969. * and the offset or index of the desc on the associatde page.
  970. *
  971. * This is the VA of the link descriptor, that HAL layer later uses to
  972. * retrieve the list of MSDU's for a given MPDU.
  973. *
  974. * Return: void *: Virtual Address of the Rx descriptor
  975. */
  976. static inline
  977. void *dp_rx_cookie_2_link_desc_va(struct dp_soc *soc,
  978. struct hal_buf_info *buf_info)
  979. {
  980. void *link_desc_va;
  981. struct qdf_mem_multi_page_t *pages;
  982. uint16_t page_id = LINK_DESC_COOKIE_PAGE_ID(buf_info->sw_cookie);
  983. pages = &soc->link_desc_pages;
  984. if (!pages)
  985. return NULL;
  986. if (qdf_unlikely(page_id >= pages->num_pages))
  987. return NULL;
  988. link_desc_va = pages->dma_pages[page_id].page_v_addr_start +
  989. (buf_info->paddr - pages->dma_pages[page_id].page_p_addr);
  990. return link_desc_va;
  991. }
  992. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  993. #ifdef DISABLE_EAPOL_INTRABSS_FWD
  994. #ifdef WLAN_FEATURE_11BE_MLO
  995. static inline bool dp_nbuf_dst_addr_is_mld_addr(struct dp_vdev *vdev,
  996. qdf_nbuf_t nbuf)
  997. {
  998. struct qdf_mac_addr *self_mld_mac_addr =
  999. (struct qdf_mac_addr *)vdev->mld_mac_addr.raw;
  1000. return qdf_is_macaddr_equal(self_mld_mac_addr,
  1001. (struct qdf_mac_addr *)qdf_nbuf_data(nbuf) +
  1002. QDF_NBUF_DEST_MAC_OFFSET);
  1003. }
  1004. #else
  1005. static inline bool dp_nbuf_dst_addr_is_mld_addr(struct dp_vdev *vdev,
  1006. qdf_nbuf_t nbuf)
  1007. {
  1008. return false;
  1009. }
  1010. #endif
  1011. static inline bool dp_nbuf_dst_addr_is_self_addr(struct dp_vdev *vdev,
  1012. qdf_nbuf_t nbuf)
  1013. {
  1014. return qdf_is_macaddr_equal((struct qdf_mac_addr *)vdev->mac_addr.raw,
  1015. (struct qdf_mac_addr *)qdf_nbuf_data(nbuf) +
  1016. QDF_NBUF_DEST_MAC_OFFSET);
  1017. }
  1018. /*
  1019. * dp_rx_intrabss_eapol_drop_check() - API For EAPOL
  1020. * pkt with DA not equal to vdev mac addr, fwd is not allowed.
  1021. * @soc: core txrx main context
  1022. * @ta_txrx_peer: source peer entry
  1023. * @rx_tlv_hdr: start address of rx tlvs
  1024. * @nbuf: nbuf that has to be intrabss forwarded
  1025. *
  1026. * Return: true if it is forwarded else false
  1027. */
  1028. static inline
  1029. bool dp_rx_intrabss_eapol_drop_check(struct dp_soc *soc,
  1030. struct dp_txrx_peer *ta_txrx_peer,
  1031. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf)
  1032. {
  1033. if (qdf_unlikely(qdf_nbuf_is_ipv4_eapol_pkt(nbuf) &&
  1034. !(dp_nbuf_dst_addr_is_self_addr(ta_txrx_peer->vdev,
  1035. nbuf) ||
  1036. dp_nbuf_dst_addr_is_mld_addr(ta_txrx_peer->vdev,
  1037. nbuf)))) {
  1038. qdf_nbuf_free(nbuf);
  1039. DP_STATS_INC(soc, rx.err.intrabss_eapol_drop, 1);
  1040. return true;
  1041. }
  1042. return false;
  1043. }
  1044. #else /* DISABLE_EAPOL_INTRABSS_FWD */
  1045. static inline
  1046. bool dp_rx_intrabss_eapol_drop_check(struct dp_soc *soc,
  1047. struct dp_txrx_peer *ta_txrx_peer,
  1048. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf)
  1049. {
  1050. return false;
  1051. }
  1052. #endif /* DISABLE_EAPOL_INTRABSS_FWD */
  1053. bool dp_rx_intrabss_mcbc_fwd(struct dp_soc *soc,
  1054. struct dp_txrx_peer *ta_txrx_peer,
  1055. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  1056. struct cdp_tid_rx_stats *tid_stats);
  1057. bool dp_rx_intrabss_ucast_fwd(struct dp_soc *soc,
  1058. struct dp_txrx_peer *ta_txrx_peer,
  1059. uint8_t tx_vdev_id,
  1060. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  1061. struct cdp_tid_rx_stats *tid_stats);
  1062. /**
  1063. * dp_rx_defrag_concat() - Concatenate the fragments
  1064. *
  1065. * @dst: destination pointer to the buffer
  1066. * @src: source pointer from where the fragment payload is to be copied
  1067. *
  1068. * Return: QDF_STATUS
  1069. */
  1070. static inline QDF_STATUS dp_rx_defrag_concat(qdf_nbuf_t dst, qdf_nbuf_t src)
  1071. {
  1072. /*
  1073. * Inside qdf_nbuf_cat, if it is necessary to reallocate dst
  1074. * to provide space for src, the headroom portion is copied from
  1075. * the original dst buffer to the larger new dst buffer.
  1076. * (This is needed, because the headroom of the dst buffer
  1077. * contains the rx desc.)
  1078. */
  1079. if (!qdf_nbuf_cat(dst, src)) {
  1080. /*
  1081. * qdf_nbuf_cat does not free the src memory.
  1082. * Free src nbuf before returning
  1083. * For failure case the caller takes of freeing the nbuf
  1084. */
  1085. qdf_nbuf_free(src);
  1086. return QDF_STATUS_SUCCESS;
  1087. }
  1088. return QDF_STATUS_E_DEFRAG_ERROR;
  1089. }
  1090. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1091. #ifndef FEATURE_WDS
  1092. void dp_rx_da_learn(struct dp_soc *soc, uint8_t *rx_tlv_hdr,
  1093. struct dp_txrx_peer *ta_txrx_peer, qdf_nbuf_t nbuf);
  1094. static inline QDF_STATUS dp_rx_ast_set_active(struct dp_soc *soc, uint16_t sa_idx, bool is_active)
  1095. {
  1096. return QDF_STATUS_SUCCESS;
  1097. }
  1098. static inline void
  1099. dp_rx_wds_srcport_learn(struct dp_soc *soc,
  1100. uint8_t *rx_tlv_hdr,
  1101. struct dp_txrx_peer *txrx_peer,
  1102. qdf_nbuf_t nbuf,
  1103. struct hal_rx_msdu_metadata msdu_metadata)
  1104. {
  1105. }
  1106. #endif
  1107. /*
  1108. * dp_rx_desc_dump() - dump the sw rx descriptor
  1109. *
  1110. * @rx_desc: sw rx descriptor
  1111. */
  1112. static inline void dp_rx_desc_dump(struct dp_rx_desc *rx_desc)
  1113. {
  1114. dp_info("rx_desc->nbuf: %pK, rx_desc->cookie: %d, rx_desc->pool_id: %d, rx_desc->in_use: %d, rx_desc->unmapped: %d",
  1115. rx_desc->nbuf, rx_desc->cookie, rx_desc->pool_id,
  1116. rx_desc->in_use, rx_desc->unmapped);
  1117. }
  1118. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1119. /*
  1120. * check_qwrap_multicast_loopback() - Check if rx packet is a loopback packet.
  1121. * In qwrap mode, packets originated from
  1122. * any vdev should not loopback and
  1123. * should be dropped.
  1124. * @vdev: vdev on which rx packet is received
  1125. * @nbuf: rx pkt
  1126. *
  1127. */
  1128. #if ATH_SUPPORT_WRAP
  1129. static inline bool check_qwrap_multicast_loopback(struct dp_vdev *vdev,
  1130. qdf_nbuf_t nbuf)
  1131. {
  1132. struct dp_vdev *psta_vdev;
  1133. struct dp_pdev *pdev = vdev->pdev;
  1134. uint8_t *data = qdf_nbuf_data(nbuf);
  1135. if (qdf_unlikely(vdev->proxysta_vdev)) {
  1136. /* In qwrap isolation mode, allow loopback packets as all
  1137. * packets go to RootAP and Loopback on the mpsta.
  1138. */
  1139. if (vdev->isolation_vdev)
  1140. return false;
  1141. TAILQ_FOREACH(psta_vdev, &pdev->vdev_list, vdev_list_elem) {
  1142. if (qdf_unlikely(psta_vdev->proxysta_vdev &&
  1143. !qdf_mem_cmp(psta_vdev->mac_addr.raw,
  1144. &data[QDF_MAC_ADDR_SIZE],
  1145. QDF_MAC_ADDR_SIZE))) {
  1146. /* Drop packet if source address is equal to
  1147. * any of the vdev addresses.
  1148. */
  1149. return true;
  1150. }
  1151. }
  1152. }
  1153. return false;
  1154. }
  1155. #else
  1156. static inline bool check_qwrap_multicast_loopback(struct dp_vdev *vdev,
  1157. qdf_nbuf_t nbuf)
  1158. {
  1159. return false;
  1160. }
  1161. #endif
  1162. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1163. #if defined(WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG) ||\
  1164. defined(WLAN_SUPPORT_RX_TAG_STATISTICS) ||\
  1165. defined(WLAN_SUPPORT_RX_FLOW_TAG)
  1166. #include "dp_rx_tag.h"
  1167. #endif
  1168. #if !defined(WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG) &&\
  1169. !defined(WLAN_SUPPORT_RX_FLOW_TAG)
  1170. /**
  1171. * dp_rx_update_protocol_tag() - Reads CCE metadata from the RX MSDU end TLV
  1172. * and set the corresponding tag in QDF packet
  1173. * @soc: core txrx main context
  1174. * @vdev: vdev on which the packet is received
  1175. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1176. * @rx_tlv_hdr: rBbase address where the RX TLVs starts
  1177. * @ring_index: REO ring number, not used for error & monitor ring
  1178. * @is_reo_exception: flag to indicate if rx from REO ring or exception ring
  1179. * @is_update_stats: flag to indicate whether to update stats or not
  1180. * Return: void
  1181. */
  1182. static inline void
  1183. dp_rx_update_protocol_tag(struct dp_soc *soc, struct dp_vdev *vdev,
  1184. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  1185. uint16_t ring_index,
  1186. bool is_reo_exception, bool is_update_stats)
  1187. {
  1188. }
  1189. #endif
  1190. #ifndef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  1191. /**
  1192. * dp_rx_err_cce_drop() - Reads CCE metadata from the RX MSDU end TLV
  1193. * and returns whether cce metadata matches
  1194. * @soc: core txrx main context
  1195. * @vdev: vdev on which the packet is received
  1196. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1197. * @rx_tlv_hdr: rBbase address where the RX TLVs starts
  1198. * Return: bool
  1199. */
  1200. static inline bool
  1201. dp_rx_err_cce_drop(struct dp_soc *soc, struct dp_vdev *vdev,
  1202. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  1203. {
  1204. return false;
  1205. }
  1206. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  1207. #ifndef WLAN_SUPPORT_RX_FLOW_TAG
  1208. /**
  1209. * dp_rx_update_flow_tag() - Reads FSE metadata from the RX MSDU end TLV
  1210. * and set the corresponding tag in QDF packet
  1211. * @soc: core txrx main context
  1212. * @vdev: vdev on which the packet is received
  1213. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1214. * @rx_tlv_hdr: base address where the RX TLVs starts
  1215. * @is_update_stats: flag to indicate whether to update stats or not
  1216. *
  1217. * Return: void
  1218. */
  1219. static inline void
  1220. dp_rx_update_flow_tag(struct dp_soc *soc, struct dp_vdev *vdev,
  1221. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr, bool update_stats)
  1222. {
  1223. }
  1224. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  1225. /*
  1226. * dp_rx_buffers_replenish() - replenish rxdma ring with rx nbufs
  1227. * called during dp rx initialization
  1228. * and at the end of dp_rx_process.
  1229. *
  1230. * @soc: core txrx main context
  1231. * @mac_id: mac_id which is one of 3 mac_ids
  1232. * @dp_rxdma_srng: dp rxdma circular ring
  1233. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1234. * @num_req_buffers: number of buffer to be replenished
  1235. * @desc_list: list of descs if called from dp_rx_process
  1236. * or NULL during dp rx initialization or out of buffer
  1237. * interrupt.
  1238. * @tail: tail of descs list
  1239. * @func_name: name of the caller function
  1240. * Return: return success or failure
  1241. */
  1242. QDF_STATUS __dp_rx_buffers_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  1243. struct dp_srng *dp_rxdma_srng,
  1244. struct rx_desc_pool *rx_desc_pool,
  1245. uint32_t num_req_buffers,
  1246. union dp_rx_desc_list_elem_t **desc_list,
  1247. union dp_rx_desc_list_elem_t **tail,
  1248. const char *func_name);
  1249. /*
  1250. * __dp_rx_buffers_no_map_replenish() - replenish rxdma ring with rx nbufs
  1251. * use direct APIs to get invalidate
  1252. * and get the physical address of the
  1253. * nbuf instead of map api,called during
  1254. * dp rx initialization and at the end
  1255. * of dp_rx_process.
  1256. *
  1257. * @soc: core txrx main context
  1258. * @mac_id: mac_id which is one of 3 mac_ids
  1259. * @dp_rxdma_srng: dp rxdma circular ring
  1260. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1261. * @num_req_buffers: number of buffer to be replenished
  1262. * @desc_list: list of descs if called from dp_rx_process
  1263. * or NULL during dp rx initialization or out of buffer
  1264. * interrupt.
  1265. * @tail: tail of descs list
  1266. * Return: return success or failure
  1267. */
  1268. QDF_STATUS
  1269. __dp_rx_buffers_no_map_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  1270. struct dp_srng *dp_rxdma_srng,
  1271. struct rx_desc_pool *rx_desc_pool,
  1272. uint32_t num_req_buffers,
  1273. union dp_rx_desc_list_elem_t **desc_list,
  1274. union dp_rx_desc_list_elem_t **tail);
  1275. /*
  1276. * __dp_rx_buffers_no_map__lt_replenish() - replenish rxdma ring with rx nbufs
  1277. * use direct APIs to get invalidate
  1278. * and get the physical address of the
  1279. * nbuf instead of map api,called when
  1280. * low threshold interrupt is triggered
  1281. *
  1282. * @soc: core txrx main context
  1283. * @mac_id: mac_id which is one of 3 mac_ids
  1284. * @dp_rxdma_srng: dp rxdma circular ring
  1285. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1286. * Return: return success or failure
  1287. */
  1288. QDF_STATUS
  1289. __dp_rx_buffers_no_map_lt_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  1290. struct dp_srng *dp_rxdma_srng,
  1291. struct rx_desc_pool *rx_desc_pool);
  1292. /*
  1293. * __dp_pdev_rx_buffers_no_map_attach() - replenish rxdma ring with rx nbufs
  1294. * use direct APIs to get invalidate
  1295. * and get the physical address of the
  1296. * nbuf instead of map api,called during
  1297. * dp rx initialization.
  1298. *
  1299. * @soc: core txrx main context
  1300. * @mac_id: mac_id which is one of 3 mac_ids
  1301. * @dp_rxdma_srng: dp rxdma circular ring
  1302. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1303. * @num_req_buffers: number of buffer to be replenished
  1304. * Return: return success or failure
  1305. */
  1306. QDF_STATUS __dp_pdev_rx_buffers_no_map_attach(struct dp_soc *dp_soc,
  1307. uint32_t mac_id,
  1308. struct dp_srng *dp_rxdma_srng,
  1309. struct rx_desc_pool *rx_desc_pool,
  1310. uint32_t num_req_buffers);
  1311. /*
  1312. * dp_pdev_rx_buffers_attach() - replenish rxdma ring with rx nbufs
  1313. * called during dp rx initialization
  1314. *
  1315. * @soc: core txrx main context
  1316. * @mac_id: mac_id which is one of 3 mac_ids
  1317. * @dp_rxdma_srng: dp rxdma circular ring
  1318. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1319. * @num_req_buffers: number of buffer to be replenished
  1320. *
  1321. * Return: return success or failure
  1322. */
  1323. QDF_STATUS
  1324. dp_pdev_rx_buffers_attach(struct dp_soc *dp_soc, uint32_t mac_id,
  1325. struct dp_srng *dp_rxdma_srng,
  1326. struct rx_desc_pool *rx_desc_pool,
  1327. uint32_t num_req_buffers);
  1328. /**
  1329. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  1330. * (WBM), following error handling
  1331. *
  1332. * @soc: core DP main context
  1333. * @buf_addr_info: opaque pointer to the REO error ring descriptor
  1334. * @buf_addr_info: void pointer to the buffer_addr_info
  1335. * @bm_action: put to idle_list or release to msdu_list
  1336. *
  1337. * Return: QDF_STATUS_E_FAILURE for failure else QDF_STATUS_SUCCESS
  1338. */
  1339. QDF_STATUS
  1340. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  1341. uint8_t bm_action);
  1342. /**
  1343. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  1344. * (WBM) by address
  1345. *
  1346. * @soc: core DP main context
  1347. * @link_desc_addr: link descriptor addr
  1348. *
  1349. * Return: QDF_STATUS_E_FAILURE for failure else QDF_STATUS_SUCCESS
  1350. */
  1351. QDF_STATUS
  1352. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  1353. hal_buff_addrinfo_t link_desc_addr,
  1354. uint8_t bm_action);
  1355. /**
  1356. * dp_rxdma_err_process() - RxDMA error processing functionality
  1357. * @soc: core txrx main contex
  1358. * @mac_id: mac id which is one of 3 mac_ids
  1359. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1360. * @quota: No. of units (packets) that can be serviced in one shot.
  1361. *
  1362. * Return: num of buffers processed
  1363. */
  1364. uint32_t
  1365. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  1366. uint32_t mac_id, uint32_t quota);
  1367. void dp_rx_fill_mesh_stats(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1368. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *peer);
  1369. QDF_STATUS dp_rx_filter_mesh_packets(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1370. uint8_t *rx_tlv_hdr);
  1371. int dp_wds_rx_policy_check(uint8_t *rx_tlv_hdr, struct dp_vdev *vdev,
  1372. struct dp_txrx_peer *peer);
  1373. /*
  1374. * dp_rx_dump_info_and_assert() - dump RX Ring info and Rx Desc info
  1375. *
  1376. * @soc: core txrx main context
  1377. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1378. * @ring_desc: opaque pointer to the RX ring descriptor
  1379. * @rx_desc: host rx descriptor
  1380. *
  1381. * Return: void
  1382. */
  1383. void dp_rx_dump_info_and_assert(struct dp_soc *soc,
  1384. hal_ring_handle_t hal_ring_hdl,
  1385. hal_ring_desc_t ring_desc,
  1386. struct dp_rx_desc *rx_desc);
  1387. void dp_rx_compute_delay(struct dp_vdev *vdev, qdf_nbuf_t nbuf);
  1388. #ifdef QCA_PEER_EXT_STATS
  1389. void dp_rx_compute_tid_delay(struct cdp_delay_tid_stats *stats,
  1390. qdf_nbuf_t nbuf);
  1391. #endif /* QCA_PEER_EXT_STATS */
  1392. #ifdef RX_DESC_DEBUG_CHECK
  1393. /**
  1394. * dp_rx_desc_check_magic() - check the magic value in dp_rx_desc
  1395. * @rx_desc: rx descriptor pointer
  1396. *
  1397. * Return: true, if magic is correct, else false.
  1398. */
  1399. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  1400. {
  1401. if (qdf_unlikely(rx_desc->magic != DP_RX_DESC_MAGIC))
  1402. return false;
  1403. rx_desc->magic = 0;
  1404. return true;
  1405. }
  1406. /**
  1407. * dp_rx_desc_prep() - prepare rx desc
  1408. * @rx_desc: rx descriptor pointer to be prepared
  1409. * @nbuf_frag_info_t: struct dp_rx_nbuf_frag_info *
  1410. *
  1411. * Note: assumption is that we are associating a nbuf which is mapped
  1412. *
  1413. * Return: none
  1414. */
  1415. static inline
  1416. void dp_rx_desc_prep(struct dp_rx_desc *rx_desc,
  1417. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1418. {
  1419. rx_desc->magic = DP_RX_DESC_MAGIC;
  1420. rx_desc->nbuf = (nbuf_frag_info_t->virt_addr).nbuf;
  1421. rx_desc->unmapped = 0;
  1422. rx_desc->nbuf_data_addr = (uint8_t *)qdf_nbuf_data(rx_desc->nbuf);
  1423. }
  1424. /**
  1425. * dp_rx_desc_frag_prep() - prepare rx desc
  1426. * @rx_desc: rx descriptor pointer to be prepared
  1427. * @nbuf_frag_info_t: struct dp_rx_nbuf_frag_info *
  1428. *
  1429. * Note: assumption is that we frag address is mapped
  1430. *
  1431. * Return: none
  1432. */
  1433. #ifdef DP_RX_MON_MEM_FRAG
  1434. static inline
  1435. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1436. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1437. {
  1438. rx_desc->magic = DP_RX_DESC_MAGIC;
  1439. rx_desc->rx_buf_start =
  1440. (uint8_t *)((nbuf_frag_info_t->virt_addr).vaddr);
  1441. rx_desc->paddr_buf_start = nbuf_frag_info_t->paddr;
  1442. rx_desc->unmapped = 0;
  1443. }
  1444. #else
  1445. static inline
  1446. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1447. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1448. {
  1449. }
  1450. #endif /* DP_RX_MON_MEM_FRAG */
  1451. /**
  1452. * dp_rx_desc_paddr_sanity_check() - paddr sanity for ring desc vs rx_desc
  1453. * @rx_desc: rx descriptor
  1454. * @ring_paddr: paddr obatined from the ring
  1455. *
  1456. * Returns: QDF_STATUS
  1457. */
  1458. static inline
  1459. bool dp_rx_desc_paddr_sanity_check(struct dp_rx_desc *rx_desc,
  1460. uint64_t ring_paddr)
  1461. {
  1462. return (ring_paddr == qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0));
  1463. }
  1464. #else
  1465. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  1466. {
  1467. return true;
  1468. }
  1469. static inline
  1470. void dp_rx_desc_prep(struct dp_rx_desc *rx_desc,
  1471. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1472. {
  1473. rx_desc->nbuf = (nbuf_frag_info_t->virt_addr).nbuf;
  1474. rx_desc->unmapped = 0;
  1475. }
  1476. #ifdef DP_RX_MON_MEM_FRAG
  1477. static inline
  1478. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1479. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1480. {
  1481. rx_desc->rx_buf_start =
  1482. (uint8_t *)((nbuf_frag_info_t->virt_addr).vaddr);
  1483. rx_desc->paddr_buf_start = nbuf_frag_info_t->paddr;
  1484. rx_desc->unmapped = 0;
  1485. }
  1486. #else
  1487. static inline
  1488. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1489. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1490. {
  1491. }
  1492. #endif /* DP_RX_MON_MEM_FRAG */
  1493. static inline
  1494. bool dp_rx_desc_paddr_sanity_check(struct dp_rx_desc *rx_desc,
  1495. uint64_t ring_paddr)
  1496. {
  1497. return true;
  1498. }
  1499. #endif /* RX_DESC_DEBUG_CHECK */
  1500. void dp_rx_enable_mon_dest_frag(struct rx_desc_pool *rx_desc_pool,
  1501. bool is_mon_dest_desc);
  1502. void dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1503. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *peer,
  1504. uint8_t err_code, uint8_t mac_id);
  1505. #ifndef QCA_MULTIPASS_SUPPORT
  1506. static inline
  1507. bool dp_rx_multipass_process(struct dp_txrx_peer *peer, qdf_nbuf_t nbuf,
  1508. uint8_t tid)
  1509. {
  1510. return false;
  1511. }
  1512. #else
  1513. bool dp_rx_multipass_process(struct dp_txrx_peer *peer, qdf_nbuf_t nbuf,
  1514. uint8_t tid);
  1515. #endif
  1516. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1517. #ifndef WLAN_RX_PKT_CAPTURE_ENH
  1518. static inline
  1519. QDF_STATUS dp_peer_set_rx_capture_enabled(struct dp_pdev *pdev,
  1520. struct dp_peer *peer_handle,
  1521. bool value, uint8_t *mac_addr)
  1522. {
  1523. return QDF_STATUS_SUCCESS;
  1524. }
  1525. #endif
  1526. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1527. /**
  1528. * dp_rx_deliver_to_stack() - deliver pkts to network stack
  1529. * Caller to hold peer refcount and check for valid peer
  1530. * @soc: soc
  1531. * @vdev: vdev
  1532. * @txrx_peer: txrx peer
  1533. * @nbuf_head: skb list head
  1534. * @nbuf_tail: skb list tail
  1535. *
  1536. * Return: QDF_STATUS
  1537. */
  1538. QDF_STATUS dp_rx_deliver_to_stack(struct dp_soc *soc,
  1539. struct dp_vdev *vdev,
  1540. struct dp_txrx_peer *peer,
  1541. qdf_nbuf_t nbuf_head,
  1542. qdf_nbuf_t nbuf_tail);
  1543. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  1544. /**
  1545. * dp_rx_eapol_deliver_to_stack() - deliver pkts to network stack
  1546. * caller to hold peer refcount and check for valid peer
  1547. * @soc: soc
  1548. * @vdev: vdev
  1549. * @peer: peer
  1550. * @nbuf_head: skb list head
  1551. * @nbuf_tail: skb list tail
  1552. *
  1553. * return: QDF_STATUS
  1554. */
  1555. QDF_STATUS dp_rx_eapol_deliver_to_stack(struct dp_soc *soc,
  1556. struct dp_vdev *vdev,
  1557. struct dp_txrx_peer *peer,
  1558. qdf_nbuf_t nbuf_head,
  1559. qdf_nbuf_t nbuf_tail);
  1560. #endif
  1561. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1562. #ifdef QCA_OL_RX_LOCK_LESS_ACCESS
  1563. /*
  1564. * dp_rx_ring_access_start()- Wrapper function to log access start of a hal ring
  1565. * @int_ctx: pointer to DP interrupt context
  1566. * @dp_soc - DP soc structure pointer
  1567. * @hal_ring_hdl - HAL ring handle
  1568. *
  1569. * Return: 0 on success; error on failure
  1570. */
  1571. static inline int
  1572. dp_rx_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *soc,
  1573. hal_ring_handle_t hal_ring_hdl)
  1574. {
  1575. return hal_srng_access_start_unlocked(soc->hal_soc, hal_ring_hdl);
  1576. }
  1577. /*
  1578. * dp_rx_ring_access_end()- Wrapper function to log access end of a hal ring
  1579. * @int_ctx: pointer to DP interrupt context
  1580. * @dp_soc - DP soc structure pointer
  1581. * @hal_ring_hdl - HAL ring handle
  1582. *
  1583. * Return - None
  1584. */
  1585. static inline void
  1586. dp_rx_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *soc,
  1587. hal_ring_handle_t hal_ring_hdl)
  1588. {
  1589. hal_srng_access_end_unlocked(soc->hal_soc, hal_ring_hdl);
  1590. }
  1591. #else
  1592. static inline int
  1593. dp_rx_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *soc,
  1594. hal_ring_handle_t hal_ring_hdl)
  1595. {
  1596. return dp_srng_access_start(int_ctx, soc, hal_ring_hdl);
  1597. }
  1598. static inline void
  1599. dp_rx_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *soc,
  1600. hal_ring_handle_t hal_ring_hdl)
  1601. {
  1602. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  1603. }
  1604. #endif
  1605. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1606. /*
  1607. * dp_rx_wbm_sg_list_reset() - Initialize sg list
  1608. *
  1609. * This api should be called at soc init and afterevery sg processing.
  1610. *@soc: DP SOC handle
  1611. */
  1612. static inline void dp_rx_wbm_sg_list_reset(struct dp_soc *soc)
  1613. {
  1614. if (soc) {
  1615. soc->wbm_sg_param.wbm_is_first_msdu_in_sg = false;
  1616. soc->wbm_sg_param.wbm_sg_nbuf_head = NULL;
  1617. soc->wbm_sg_param.wbm_sg_nbuf_tail = NULL;
  1618. soc->wbm_sg_param.wbm_sg_desc_msdu_len = 0;
  1619. }
  1620. }
  1621. /*
  1622. * dp_rx_wbm_sg_list_deinit() - De-initialize sg list
  1623. *
  1624. * This api should be called in down path, to avoid any leak.
  1625. *@soc: DP SOC handle
  1626. */
  1627. static inline void dp_rx_wbm_sg_list_deinit(struct dp_soc *soc)
  1628. {
  1629. if (soc) {
  1630. if (soc->wbm_sg_param.wbm_sg_nbuf_head)
  1631. qdf_nbuf_list_free(soc->wbm_sg_param.wbm_sg_nbuf_head);
  1632. dp_rx_wbm_sg_list_reset(soc);
  1633. }
  1634. }
  1635. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1636. #ifdef WLAN_FEATURE_RX_PREALLOC_BUFFER_POOL
  1637. #define DP_RX_PROCESS_NBUF(soc, head, tail, ebuf_head, ebuf_tail, rx_desc) \
  1638. do { \
  1639. if (!soc->rx_buff_pool[rx_desc->pool_id].is_initialized) { \
  1640. DP_RX_LIST_APPEND(head, tail, rx_desc->nbuf); \
  1641. break; \
  1642. } \
  1643. DP_RX_LIST_APPEND(ebuf_head, ebuf_tail, rx_desc->nbuf); \
  1644. if (!qdf_nbuf_is_rx_chfrag_cont(rx_desc->nbuf)) { \
  1645. if (!dp_rx_buffer_pool_refill(soc, ebuf_head, \
  1646. rx_desc->pool_id)) \
  1647. DP_RX_MERGE_TWO_LIST(head, tail, \
  1648. ebuf_head, ebuf_tail);\
  1649. ebuf_head = NULL; \
  1650. ebuf_tail = NULL; \
  1651. } \
  1652. } while (0)
  1653. #else
  1654. #define DP_RX_PROCESS_NBUF(soc, head, tail, ebuf_head, ebuf_tail, rx_desc) \
  1655. DP_RX_LIST_APPEND(head, tail, rx_desc->nbuf)
  1656. #endif /* WLAN_FEATURE_RX_PREALLOC_BUFFER_POOL */
  1657. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1658. /*
  1659. * dp_rx_link_desc_refill_duplicate_check() - check if link desc duplicate
  1660. to refill
  1661. * @soc: DP SOC handle
  1662. * @buf_info: the last link desc buf info
  1663. * @ring_buf_info: current buf address pointor including link desc
  1664. *
  1665. * return: none.
  1666. */
  1667. void dp_rx_link_desc_refill_duplicate_check(
  1668. struct dp_soc *soc,
  1669. struct hal_buf_info *buf_info,
  1670. hal_buff_addrinfo_t ring_buf_info);
  1671. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  1672. /**
  1673. * dp_rx_deliver_to_pkt_capture() - deliver rx packet to packet capture
  1674. * @soc : dp_soc handle
  1675. * @pdev: dp_pdev handle
  1676. * @peer_id: peer_id of the peer for which completion came
  1677. * @ppdu_id: ppdu_id
  1678. * @netbuf: Buffer pointer
  1679. *
  1680. * This function is used to deliver rx packet to packet capture
  1681. */
  1682. void dp_rx_deliver_to_pkt_capture(struct dp_soc *soc, struct dp_pdev *pdev,
  1683. uint16_t peer_id, uint32_t is_offload,
  1684. qdf_nbuf_t netbuf);
  1685. void dp_rx_deliver_to_pkt_capture_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1686. uint32_t is_offload);
  1687. #else
  1688. static inline void
  1689. dp_rx_deliver_to_pkt_capture(struct dp_soc *soc, struct dp_pdev *pdev,
  1690. uint16_t peer_id, uint32_t is_offload,
  1691. qdf_nbuf_t netbuf)
  1692. {
  1693. }
  1694. static inline void
  1695. dp_rx_deliver_to_pkt_capture_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1696. uint32_t is_offload)
  1697. {
  1698. }
  1699. #endif
  1700. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1701. #ifdef FEATURE_MEC
  1702. /**
  1703. * dp_rx_mcast_echo_check() - check if the mcast pkt is a loop
  1704. * back on same vap or a different vap.
  1705. * @soc: core DP main context
  1706. * @peer: dp peer handler
  1707. * @rx_tlv_hdr: start of the rx TLV header
  1708. * @nbuf: pkt buffer
  1709. *
  1710. * Return: bool (true if it is a looped back pkt else false)
  1711. *
  1712. */
  1713. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  1714. struct dp_txrx_peer *peer,
  1715. uint8_t *rx_tlv_hdr,
  1716. qdf_nbuf_t nbuf);
  1717. #else
  1718. static inline bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  1719. struct dp_txrx_peer *peer,
  1720. uint8_t *rx_tlv_hdr,
  1721. qdf_nbuf_t nbuf)
  1722. {
  1723. return false;
  1724. }
  1725. #endif /* FEATURE_MEC */
  1726. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1727. #ifdef RECEIVE_OFFLOAD
  1728. void dp_rx_fill_gro_info(struct dp_soc *soc, uint8_t *rx_tlv,
  1729. qdf_nbuf_t msdu, uint32_t *rx_ol_pkt_cnt);
  1730. #else
  1731. static inline
  1732. void dp_rx_fill_gro_info(struct dp_soc *soc, uint8_t *rx_tlv,
  1733. qdf_nbuf_t msdu, uint32_t *rx_ol_pkt_cnt)
  1734. {
  1735. }
  1736. #endif
  1737. void dp_rx_msdu_stats_update(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1738. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *peer,
  1739. uint8_t ring_id,
  1740. struct cdp_tid_rx_stats *tid_stats);
  1741. void dp_rx_deliver_to_stack_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1742. uint32_t dp_rx_srng_get_num_pending(hal_soc_handle_t hal_soc,
  1743. hal_ring_handle_t hal_ring_hdl,
  1744. uint32_t num_entries,
  1745. bool *near_full);
  1746. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1747. void dp_rx_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  1748. hal_ring_desc_t ring_desc);
  1749. #else
  1750. static inline void
  1751. dp_rx_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  1752. hal_ring_desc_t ring_desc)
  1753. {
  1754. }
  1755. #endif
  1756. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1757. #ifdef RX_DESC_SANITY_WAR
  1758. QDF_STATUS dp_rx_desc_sanity(struct dp_soc *soc, hal_soc_handle_t hal_soc,
  1759. hal_ring_handle_t hal_ring_hdl,
  1760. hal_ring_desc_t ring_desc,
  1761. struct dp_rx_desc *rx_desc);
  1762. #else
  1763. static inline
  1764. QDF_STATUS dp_rx_desc_sanity(struct dp_soc *soc, hal_soc_handle_t hal_soc,
  1765. hal_ring_handle_t hal_ring_hdl,
  1766. hal_ring_desc_t ring_desc,
  1767. struct dp_rx_desc *rx_desc)
  1768. {
  1769. return QDF_STATUS_SUCCESS;
  1770. }
  1771. #endif
  1772. #ifdef DP_RX_DROP_RAW_FRM
  1773. bool dp_rx_is_raw_frame_dropped(qdf_nbuf_t nbuf);
  1774. #else
  1775. static inline
  1776. bool dp_rx_is_raw_frame_dropped(qdf_nbuf_t nbuf)
  1777. {
  1778. return false;
  1779. }
  1780. #endif
  1781. #ifdef RX_DESC_DEBUG_CHECK
  1782. QDF_STATUS dp_rx_desc_nbuf_sanity_check(struct dp_soc *soc,
  1783. hal_ring_desc_t ring_desc,
  1784. struct dp_rx_desc *rx_desc);
  1785. #else
  1786. static inline
  1787. QDF_STATUS dp_rx_desc_nbuf_sanity_check(struct dp_soc *soc,
  1788. hal_ring_desc_t ring_desc,
  1789. struct dp_rx_desc *rx_desc)
  1790. {
  1791. return QDF_STATUS_SUCCESS;
  1792. }
  1793. #endif
  1794. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  1795. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1796. #else
  1797. static inline
  1798. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf)
  1799. {
  1800. }
  1801. #endif
  1802. /**
  1803. * dp_rx_cksum_offload() - set the nbuf checksum as defined by hardware.
  1804. * @nbuf: pointer to the first msdu of an amsdu.
  1805. * @rx_tlv_hdr: pointer to the start of RX TLV headers.
  1806. *
  1807. * The ipsumed field of the skb is set based on whether HW validated the
  1808. * IP/TCP/UDP checksum.
  1809. *
  1810. * Return: void
  1811. */
  1812. static inline
  1813. void dp_rx_cksum_offload(struct dp_pdev *pdev,
  1814. qdf_nbuf_t nbuf,
  1815. uint8_t *rx_tlv_hdr)
  1816. {
  1817. qdf_nbuf_rx_cksum_t cksum = {0};
  1818. //TODO - Move this to ring desc api
  1819. //HAL_RX_MSDU_DESC_IP_CHKSUM_FAIL_GET
  1820. //HAL_RX_MSDU_DESC_TCP_UDP_CHKSUM_FAIL_GET
  1821. uint32_t ip_csum_err, tcp_udp_csum_er;
  1822. hal_rx_tlv_csum_err_get(pdev->soc->hal_soc, rx_tlv_hdr, &ip_csum_err,
  1823. &tcp_udp_csum_er);
  1824. if (qdf_likely(!ip_csum_err && !tcp_udp_csum_er)) {
  1825. cksum.l4_result = QDF_NBUF_RX_CKSUM_TCP_UDP_UNNECESSARY;
  1826. qdf_nbuf_set_rx_cksum(nbuf, &cksum);
  1827. } else {
  1828. DP_STATS_INCC(pdev, err.ip_csum_err, 1, ip_csum_err);
  1829. DP_STATS_INCC(pdev, err.tcp_udp_csum_err, 1, tcp_udp_csum_er);
  1830. }
  1831. }
  1832. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1833. #ifdef WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT
  1834. static inline
  1835. bool dp_rx_reap_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped,
  1836. int max_reap_limit)
  1837. {
  1838. bool limit_hit = false;
  1839. limit_hit =
  1840. (num_reaped >= max_reap_limit) ? true : false;
  1841. if (limit_hit)
  1842. DP_STATS_INC(soc, rx.reap_loop_pkt_limit_hit, 1)
  1843. return limit_hit;
  1844. }
  1845. static inline
  1846. bool dp_rx_enable_eol_data_check(struct dp_soc *soc)
  1847. {
  1848. return soc->wlan_cfg_ctx->rx_enable_eol_data_check;
  1849. }
  1850. static inline int dp_rx_get_loop_pkt_limit(struct dp_soc *soc)
  1851. {
  1852. struct wlan_cfg_dp_soc_ctxt *cfg = soc->wlan_cfg_ctx;
  1853. return cfg->rx_reap_loop_pkt_limit;
  1854. }
  1855. #else
  1856. static inline
  1857. bool dp_rx_reap_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped,
  1858. int max_reap_limit)
  1859. {
  1860. return false;
  1861. }
  1862. static inline
  1863. bool dp_rx_enable_eol_data_check(struct dp_soc *soc)
  1864. {
  1865. return false;
  1866. }
  1867. static inline int dp_rx_get_loop_pkt_limit(struct dp_soc *soc)
  1868. {
  1869. return 0;
  1870. }
  1871. #endif /* WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT */
  1872. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1873. #ifdef QCA_SUPPORT_WDS_EXTENDED
  1874. /**
  1875. * dp_rx_is_list_ready() - Make different lists for 4-address
  1876. and 3-address frames
  1877. * @nbuf_head: skb list head
  1878. * @vdev: vdev
  1879. * @txrx_peer : txrx_peer
  1880. * @peer_id: peer id of new received frame
  1881. * @vdev_id: vdev_id of new received frame
  1882. *
  1883. * Return: true if peer_ids are different.
  1884. */
  1885. static inline bool
  1886. dp_rx_is_list_ready(qdf_nbuf_t nbuf_head,
  1887. struct dp_vdev *vdev,
  1888. struct dp_txrx_peer *txrx_peer,
  1889. uint16_t peer_id,
  1890. uint8_t vdev_id)
  1891. {
  1892. if (nbuf_head && txrx_peer && txrx_peer->peer_id != peer_id)
  1893. return true;
  1894. return false;
  1895. }
  1896. #else
  1897. static inline bool
  1898. dp_rx_is_list_ready(qdf_nbuf_t nbuf_head,
  1899. struct dp_vdev *vdev,
  1900. struct dp_txrx_peer *txrx_peer,
  1901. uint16_t peer_id,
  1902. uint8_t vdev_id)
  1903. {
  1904. if (nbuf_head && vdev && (vdev->vdev_id != vdev_id))
  1905. return true;
  1906. return false;
  1907. }
  1908. #endif
  1909. #ifdef WLAN_FEATURE_MARK_FIRST_WAKEUP_PACKET
  1910. /**
  1911. * dp_rx_mark_first_packet_after_wow_wakeup - get first packet after wow wakeup
  1912. * @pdev: pointer to dp_pdev structure
  1913. * @rx_tlv: pointer to rx_pkt_tlvs structure
  1914. * @nbuf: pointer to skb buffer
  1915. *
  1916. * Return: None
  1917. */
  1918. void dp_rx_mark_first_packet_after_wow_wakeup(struct dp_pdev *pdev,
  1919. uint8_t *rx_tlv,
  1920. qdf_nbuf_t nbuf);
  1921. #else
  1922. static inline void
  1923. dp_rx_mark_first_packet_after_wow_wakeup(struct dp_pdev *pdev,
  1924. uint8_t *rx_tlv,
  1925. qdf_nbuf_t nbuf)
  1926. {
  1927. }
  1928. #endif
  1929. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  1930. static inline uint8_t
  1931. dp_rx_get_defrag_bm_id(struct dp_soc *soc)
  1932. {
  1933. return DP_DEFRAG_RBM(soc->wbm_sw0_bm_id);
  1934. }
  1935. static inline uint8_t
  1936. dp_rx_get_rx_bm_id(struct dp_soc *soc)
  1937. {
  1938. return DP_WBM2SW_RBM(soc->wbm_sw0_bm_id);
  1939. }
  1940. #else
  1941. static inline uint8_t
  1942. dp_rx_get_rx_bm_id(struct dp_soc *soc)
  1943. {
  1944. struct wlan_cfg_dp_soc_ctxt *cfg_ctx = soc->wlan_cfg_ctx;
  1945. uint8_t wbm2_sw_rx_rel_ring_id;
  1946. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(cfg_ctx);
  1947. return HAL_RX_BUF_RBM_SW_BM(soc->wbm_sw0_bm_id,
  1948. wbm2_sw_rx_rel_ring_id);
  1949. }
  1950. static inline uint8_t
  1951. dp_rx_get_defrag_bm_id(struct dp_soc *soc)
  1952. {
  1953. return dp_rx_get_rx_bm_id(soc);
  1954. }
  1955. #endif
  1956. static inline uint16_t
  1957. dp_rx_peer_metadata_peer_id_get(struct dp_soc *soc, uint32_t peer_metadata)
  1958. {
  1959. return soc->arch_ops.dp_rx_peer_metadata_peer_id_get(soc,
  1960. peer_metadata);
  1961. }
  1962. /**
  1963. * dp_rx_desc_pool_init_generic() - Generic Rx descriptors initialization
  1964. * @soc: SOC handle
  1965. * @rx_desc_pool: pointer to RX descriptor pool
  1966. * @pool_id: pool ID
  1967. *
  1968. * Return: None
  1969. */
  1970. QDF_STATUS dp_rx_desc_pool_init_generic(struct dp_soc *soc,
  1971. struct rx_desc_pool *rx_desc_pool,
  1972. uint32_t pool_id);
  1973. void dp_rx_desc_pool_deinit_generic(struct dp_soc *soc,
  1974. struct rx_desc_pool *rx_desc_pool,
  1975. uint32_t pool_id);
  1976. /**
  1977. * dp_rx_pkt_tracepoints_enabled() - Get the state of rx pkt tracepoint
  1978. *
  1979. * Return: True if any rx pkt tracepoint is enabled else false
  1980. */
  1981. static inline
  1982. bool dp_rx_pkt_tracepoints_enabled(void)
  1983. {
  1984. return (qdf_trace_dp_rx_tcp_pkt_enabled() ||
  1985. qdf_trace_dp_rx_udp_pkt_enabled() ||
  1986. qdf_trace_dp_rx_pkt_enabled());
  1987. }
  1988. #if defined(QCA_DP_RX_NBUF_NO_MAP_UNMAP) && !defined(BUILD_X86)
  1989. static inline
  1990. QDF_STATUS dp_pdev_rx_buffers_attach_simple(struct dp_soc *soc, uint32_t mac_id,
  1991. struct dp_srng *rxdma_srng,
  1992. struct rx_desc_pool *rx_desc_pool,
  1993. uint32_t num_req_buffers)
  1994. {
  1995. return __dp_pdev_rx_buffers_no_map_attach(soc, mac_id,
  1996. rxdma_srng,
  1997. rx_desc_pool,
  1998. num_req_buffers);
  1999. }
  2000. static inline
  2001. void dp_rx_buffers_replenish_simple(struct dp_soc *soc, uint32_t mac_id,
  2002. struct dp_srng *rxdma_srng,
  2003. struct rx_desc_pool *rx_desc_pool,
  2004. uint32_t num_req_buffers,
  2005. union dp_rx_desc_list_elem_t **desc_list,
  2006. union dp_rx_desc_list_elem_t **tail)
  2007. {
  2008. __dp_rx_buffers_no_map_replenish(soc, mac_id, rxdma_srng, rx_desc_pool,
  2009. num_req_buffers, desc_list, tail);
  2010. }
  2011. static inline
  2012. void dp_rx_buffers_lt_replenish_simple(struct dp_soc *soc, uint32_t mac_id,
  2013. struct dp_srng *rxdma_srng,
  2014. struct rx_desc_pool *rx_desc_pool,
  2015. uint32_t num_req_buffers,
  2016. union dp_rx_desc_list_elem_t **desc_list,
  2017. union dp_rx_desc_list_elem_t **tail)
  2018. {
  2019. __dp_rx_buffers_no_map_lt_replenish(soc, mac_id, rxdma_srng,
  2020. rx_desc_pool);
  2021. }
  2022. static inline
  2023. qdf_dma_addr_t dp_rx_nbuf_sync_no_dsb(struct dp_soc *dp_soc,
  2024. qdf_nbuf_t nbuf,
  2025. uint32_t buf_size)
  2026. {
  2027. qdf_nbuf_dma_inv_range_no_dsb((void *)nbuf->data,
  2028. (void *)(nbuf->data + buf_size));
  2029. return (qdf_dma_addr_t)qdf_mem_virt_to_phys(nbuf->data);
  2030. }
  2031. static inline
  2032. qdf_dma_addr_t dp_rx_nbuf_sync(struct dp_soc *dp_soc,
  2033. qdf_nbuf_t nbuf,
  2034. uint32_t buf_size)
  2035. {
  2036. qdf_nbuf_dma_inv_range((void *)nbuf->data,
  2037. (void *)(nbuf->data + buf_size));
  2038. return (qdf_dma_addr_t)qdf_mem_virt_to_phys(nbuf->data);
  2039. }
  2040. #if !defined(SPECULATIVE_READ_DISABLED)
  2041. static inline
  2042. void dp_rx_nbuf_unmap(struct dp_soc *soc,
  2043. struct dp_rx_desc *rx_desc,
  2044. uint8_t reo_ring_num)
  2045. {
  2046. struct rx_desc_pool *rx_desc_pool;
  2047. qdf_nbuf_t nbuf;
  2048. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2049. nbuf = rx_desc->nbuf;
  2050. qdf_nbuf_dma_inv_range((void *)nbuf->data,
  2051. (void *)(nbuf->data + rx_desc_pool->buf_size));
  2052. }
  2053. static inline
  2054. void dp_rx_nbuf_unmap_pool(struct dp_soc *soc,
  2055. struct rx_desc_pool *rx_desc_pool,
  2056. qdf_nbuf_t nbuf)
  2057. {
  2058. qdf_nbuf_dma_inv_range((void *)nbuf->data,
  2059. (void *)(nbuf->data + rx_desc_pool->buf_size));
  2060. }
  2061. #else
  2062. static inline
  2063. void dp_rx_nbuf_unmap(struct dp_soc *soc,
  2064. struct dp_rx_desc *rx_desc,
  2065. uint8_t reo_ring_num)
  2066. {
  2067. }
  2068. static inline
  2069. void dp_rx_nbuf_unmap_pool(struct dp_soc *soc,
  2070. struct rx_desc_pool *rx_desc_pool,
  2071. qdf_nbuf_t nbuf)
  2072. {
  2073. }
  2074. #endif
  2075. static inline
  2076. void dp_rx_per_core_stats_update(struct dp_soc *soc, uint8_t ring_id,
  2077. uint32_t bufs_reaped)
  2078. {
  2079. }
  2080. static inline
  2081. qdf_nbuf_t dp_rx_nbuf_alloc(struct dp_soc *soc,
  2082. struct rx_desc_pool *rx_desc_pool)
  2083. {
  2084. return qdf_nbuf_alloc_simple(soc->osdev, rx_desc_pool->buf_size);
  2085. }
  2086. static inline
  2087. void dp_rx_nbuf_free(qdf_nbuf_t nbuf)
  2088. {
  2089. qdf_nbuf_free_simple(nbuf);
  2090. }
  2091. #else
  2092. static inline
  2093. QDF_STATUS dp_pdev_rx_buffers_attach_simple(struct dp_soc *soc, uint32_t mac_id,
  2094. struct dp_srng *rxdma_srng,
  2095. struct rx_desc_pool *rx_desc_pool,
  2096. uint32_t num_req_buffers)
  2097. {
  2098. return dp_pdev_rx_buffers_attach(soc, mac_id,
  2099. rxdma_srng,
  2100. rx_desc_pool,
  2101. num_req_buffers);
  2102. }
  2103. static inline
  2104. void dp_rx_buffers_replenish_simple(struct dp_soc *soc, uint32_t mac_id,
  2105. struct dp_srng *rxdma_srng,
  2106. struct rx_desc_pool *rx_desc_pool,
  2107. uint32_t num_req_buffers,
  2108. union dp_rx_desc_list_elem_t **desc_list,
  2109. union dp_rx_desc_list_elem_t **tail)
  2110. {
  2111. dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool,
  2112. num_req_buffers, desc_list, tail);
  2113. }
  2114. static inline
  2115. void dp_rx_buffers_lt_replenish_simple(struct dp_soc *soc, uint32_t mac_id,
  2116. struct dp_srng *rxdma_srng,
  2117. struct rx_desc_pool *rx_desc_pool,
  2118. uint32_t num_req_buffers,
  2119. union dp_rx_desc_list_elem_t **desc_list,
  2120. union dp_rx_desc_list_elem_t **tail)
  2121. {
  2122. dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool,
  2123. num_req_buffers, desc_list, tail);
  2124. }
  2125. static inline
  2126. qdf_dma_addr_t dp_rx_nbuf_sync_no_dsb(struct dp_soc *dp_soc,
  2127. qdf_nbuf_t nbuf,
  2128. uint32_t buf_size)
  2129. {
  2130. return (qdf_dma_addr_t)NULL;
  2131. }
  2132. static inline
  2133. qdf_dma_addr_t dp_rx_nbuf_sync(struct dp_soc *dp_soc,
  2134. qdf_nbuf_t nbuf,
  2135. uint32_t buf_size)
  2136. {
  2137. return (qdf_dma_addr_t)NULL;
  2138. }
  2139. static inline
  2140. void dp_rx_nbuf_unmap(struct dp_soc *soc,
  2141. struct dp_rx_desc *rx_desc,
  2142. uint8_t reo_ring_num)
  2143. {
  2144. struct rx_desc_pool *rx_desc_pool;
  2145. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2146. dp_ipa_reo_ctx_buf_mapping_lock(soc, reo_ring_num);
  2147. dp_ipa_handle_rx_buf_smmu_mapping(soc, rx_desc->nbuf,
  2148. rx_desc_pool->buf_size,
  2149. false);
  2150. qdf_nbuf_unmap_nbytes_single(soc->osdev, rx_desc->nbuf,
  2151. QDF_DMA_FROM_DEVICE,
  2152. rx_desc_pool->buf_size);
  2153. dp_ipa_reo_ctx_buf_mapping_unlock(soc, reo_ring_num);
  2154. }
  2155. static inline
  2156. void dp_rx_nbuf_unmap_pool(struct dp_soc *soc,
  2157. struct rx_desc_pool *rx_desc_pool,
  2158. qdf_nbuf_t nbuf)
  2159. {
  2160. dp_ipa_handle_rx_buf_smmu_mapping(soc, nbuf, rx_desc_pool->buf_size,
  2161. false);
  2162. qdf_nbuf_unmap_nbytes_single(soc->osdev, nbuf, QDF_DMA_FROM_DEVICE,
  2163. rx_desc_pool->buf_size);
  2164. }
  2165. static inline
  2166. void dp_rx_per_core_stats_update(struct dp_soc *soc, uint8_t ring_id,
  2167. uint32_t bufs_reaped)
  2168. {
  2169. DP_STATS_INC(soc,
  2170. rx.ring_packets[smp_processor_id()][ring_id], bufs_reaped);
  2171. }
  2172. static inline
  2173. qdf_nbuf_t dp_rx_nbuf_alloc(struct dp_soc *soc,
  2174. struct rx_desc_pool *rx_desc_pool)
  2175. {
  2176. return qdf_nbuf_alloc(soc->osdev, rx_desc_pool->buf_size,
  2177. RX_BUFFER_RESERVATION,
  2178. rx_desc_pool->buf_alignment, FALSE);
  2179. }
  2180. static inline
  2181. void dp_rx_nbuf_free(qdf_nbuf_t nbuf)
  2182. {
  2183. qdf_nbuf_free(nbuf);
  2184. }
  2185. #endif
  2186. /**
  2187. * dp_rx_get_txrx_peer_and_vdev() - Get txrx peer and vdev from peer id
  2188. * @nbuf : pointer to the first msdu of an amsdu.
  2189. * @peer_id : Peer id of the peer
  2190. * @txrx_ref_handle : Buffer to save the handle for txrx peer's reference
  2191. * @pkt_capture_offload : Flag indicating if pkt capture offload is needed
  2192. * @vdev : Buffer to hold pointer to vdev
  2193. * @rx_pdev : Buffer to hold pointer to rx pdev
  2194. * @dsf : delay stats flag
  2195. * @old_tid : Old tid
  2196. *
  2197. * Get txrx peer and vdev from peer id
  2198. *
  2199. * Return: Pointer to txrx peer
  2200. */
  2201. static inline struct dp_txrx_peer *
  2202. dp_rx_get_txrx_peer_and_vdev(struct dp_soc *soc,
  2203. qdf_nbuf_t nbuf,
  2204. uint16_t peer_id,
  2205. dp_txrx_ref_handle *txrx_ref_handle,
  2206. bool pkt_capture_offload,
  2207. struct dp_vdev **vdev,
  2208. struct dp_pdev **rx_pdev,
  2209. uint32_t *dsf,
  2210. uint32_t *old_tid)
  2211. {
  2212. struct dp_txrx_peer *txrx_peer = NULL;
  2213. txrx_peer = dp_txrx_peer_get_ref_by_id(soc, peer_id, txrx_ref_handle,
  2214. DP_MOD_ID_RX);
  2215. if (qdf_likely(txrx_peer)) {
  2216. *vdev = txrx_peer->vdev;
  2217. } else {
  2218. nbuf->next = NULL;
  2219. dp_rx_deliver_to_pkt_capture_no_peer(soc, nbuf,
  2220. pkt_capture_offload);
  2221. if (!pkt_capture_offload)
  2222. dp_rx_deliver_to_stack_no_peer(soc, nbuf);
  2223. goto end;
  2224. }
  2225. if (qdf_unlikely(!(*vdev))) {
  2226. qdf_nbuf_free(nbuf);
  2227. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  2228. goto end;
  2229. }
  2230. *rx_pdev = (*vdev)->pdev;
  2231. *dsf = (*rx_pdev)->delay_stats_flag;
  2232. *old_tid = 0xff;
  2233. end:
  2234. return txrx_peer;
  2235. }
  2236. static inline QDF_STATUS
  2237. dp_peer_rx_reorder_queue_setup(struct dp_soc *soc, struct dp_peer *peer,
  2238. int tid, uint32_t ba_window_size)
  2239. {
  2240. return soc->arch_ops.dp_peer_rx_reorder_queue_setup(soc,
  2241. peer, tid,
  2242. ba_window_size);
  2243. }
  2244. #endif /* _DP_RX_H */