| .. |
|
Kbuild
|
a3d8911945
audio-kernel: asoc : Upgrade asoc to support 5.10 kernel
|
%!s(int64=4) %!d(string=hai) anos |
|
Makefile
|
6b78aacd7f
audio-kernel: Enable out of tree compilaton
|
%!s(int64=4) %!d(string=hai) anos |
|
bolero-cdc-registers.h
|
34e6984323
ASoC: swr-dmics: Enable soundwire DMICs on lahaina
|
%!s(int64=5) %!d(string=hai) anos |
|
bolero-cdc-regmap.c
|
d5cfb617e3
asoc: lpass-cdc: update correct offset to set IIR1 registers
|
%!s(int64=4) %!d(string=hai) anos |
|
bolero-cdc-tables.c
|
b9e111aab5
ASoC: bolero: Update regmap to configure tx path
|
%!s(int64=5) %!d(string=hai) anos |
|
bolero-cdc-utils.c
|
f1623021b1
asoc: bolero: Update version query for bolero 2.1
|
%!s(int64=5) %!d(string=hai) anos |
|
bolero-cdc.c
|
b6430e162b
asoc: codecs: add child devices after completing initialization
|
%!s(int64=4) %!d(string=hai) anos |
|
bolero-cdc.h
|
0dbd04d871
Revert "Revert "ASoC: bolero: check clock source before clock switch""
|
%!s(int64=4) %!d(string=hai) anos |
|
bolero-clk-rsc.c
|
9f11335e69
ASoC: bolero: Update clock sequence to clear Fs counter
|
%!s(int64=4) %!d(string=hai) anos |
|
bolero-clk-rsc.h
|
cfc65e8257
asoc: codecs: Vote for codec core and NPL clocks before regcache_sync
|
%!s(int64=5) %!d(string=hai) anos |
|
internal.h
|
625753df87
ASoC: codec: Change name for enum defined for callback between wcd and bolero
|
%!s(int64=4) %!d(string=hai) anos |
|
rx-macro.c
|
d5cfb617e3
asoc: lpass-cdc: update correct offset to set IIR1 registers
|
%!s(int64=4) %!d(string=hai) anos |
|
tx-macro.c
|
b6430e162b
asoc: codecs: add child devices after completing initialization
|
%!s(int64=4) %!d(string=hai) anos |
|
va-macro.c
|
7dcefcdc50
asoc: bolero: Add core_vote before gfmux access
|
%!s(int64=4) %!d(string=hai) anos |
|
wsa-macro.c
|
7dcefcdc50
asoc: bolero: Add core_vote before gfmux access
|
%!s(int64=4) %!d(string=hai) anos |
|
wsa-macro.h
|
8db822a261
asoc: bolero: remove extra semi-colon to avoid compile error
|
%!s(int64=5) %!d(string=hai) anos |
Meng Wang
d5cfb617e3
asoc: lpass-cdc: update correct offset to set IIR1 registers