dsi_drm.c 26 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2016-2019, The Linux Foundation. All rights reserved.
  4. */
  5. #define pr_fmt(fmt) "dsi-drm:[%s] " fmt, __func__
  6. #include <drm/drm_atomic_helper.h>
  7. #include <drm/drm_atomic.h>
  8. #include "msm_kms.h"
  9. #include "sde_connector.h"
  10. #include "dsi_drm.h"
  11. #include "sde_trace.h"
  12. #define to_dsi_bridge(x) container_of((x), struct dsi_bridge, base)
  13. #define to_dsi_state(x) container_of((x), struct dsi_connector_state, base)
  14. #define DEFAULT_PANEL_JITTER_NUMERATOR 2
  15. #define DEFAULT_PANEL_JITTER_DENOMINATOR 1
  16. #define DEFAULT_PANEL_JITTER_ARRAY_SIZE 2
  17. #define DEFAULT_PANEL_PREFILL_LINES 25
  18. static struct dsi_display_mode_priv_info default_priv_info = {
  19. .panel_jitter_numer = DEFAULT_PANEL_JITTER_NUMERATOR,
  20. .panel_jitter_denom = DEFAULT_PANEL_JITTER_DENOMINATOR,
  21. .panel_prefill_lines = DEFAULT_PANEL_PREFILL_LINES,
  22. .dsc_enabled = false,
  23. };
  24. static void convert_to_dsi_mode(const struct drm_display_mode *drm_mode,
  25. struct dsi_display_mode *dsi_mode)
  26. {
  27. memset(dsi_mode, 0, sizeof(*dsi_mode));
  28. dsi_mode->timing.h_active = drm_mode->hdisplay;
  29. dsi_mode->timing.h_back_porch = drm_mode->htotal - drm_mode->hsync_end;
  30. dsi_mode->timing.h_sync_width = drm_mode->htotal -
  31. (drm_mode->hsync_start + dsi_mode->timing.h_back_porch);
  32. dsi_mode->timing.h_front_porch = drm_mode->hsync_start -
  33. drm_mode->hdisplay;
  34. dsi_mode->timing.h_skew = drm_mode->hskew;
  35. dsi_mode->timing.v_active = drm_mode->vdisplay;
  36. dsi_mode->timing.v_back_porch = drm_mode->vtotal - drm_mode->vsync_end;
  37. dsi_mode->timing.v_sync_width = drm_mode->vtotal -
  38. (drm_mode->vsync_start + dsi_mode->timing.v_back_porch);
  39. dsi_mode->timing.v_front_porch = drm_mode->vsync_start -
  40. drm_mode->vdisplay;
  41. dsi_mode->timing.refresh_rate = drm_mode->vrefresh;
  42. dsi_mode->pixel_clk_khz = drm_mode->clock;
  43. dsi_mode->priv_info =
  44. (struct dsi_display_mode_priv_info *)drm_mode->private;
  45. if (dsi_mode->priv_info) {
  46. dsi_mode->timing.dsc_enabled = dsi_mode->priv_info->dsc_enabled;
  47. dsi_mode->timing.dsc = &dsi_mode->priv_info->dsc;
  48. }
  49. if (msm_is_mode_seamless(drm_mode))
  50. dsi_mode->dsi_mode_flags |= DSI_MODE_FLAG_SEAMLESS;
  51. if (msm_is_mode_dynamic_fps(drm_mode))
  52. dsi_mode->dsi_mode_flags |= DSI_MODE_FLAG_DFPS;
  53. if (msm_needs_vblank_pre_modeset(drm_mode))
  54. dsi_mode->dsi_mode_flags |= DSI_MODE_FLAG_VBLANK_PRE_MODESET;
  55. if (msm_is_mode_seamless_dms(drm_mode))
  56. dsi_mode->dsi_mode_flags |= DSI_MODE_FLAG_DMS;
  57. if (msm_is_mode_seamless_vrr(drm_mode))
  58. dsi_mode->dsi_mode_flags |= DSI_MODE_FLAG_VRR;
  59. if (msm_is_mode_seamless_poms(drm_mode))
  60. dsi_mode->dsi_mode_flags |= DSI_MODE_FLAG_POMS;
  61. dsi_mode->timing.h_sync_polarity =
  62. !!(drm_mode->flags & DRM_MODE_FLAG_PHSYNC);
  63. dsi_mode->timing.v_sync_polarity =
  64. !!(drm_mode->flags & DRM_MODE_FLAG_PVSYNC);
  65. if (drm_mode->flags & DRM_MODE_FLAG_VID_MODE_PANEL)
  66. dsi_mode->panel_mode = DSI_OP_VIDEO_MODE;
  67. if (drm_mode->flags & DRM_MODE_FLAG_CMD_MODE_PANEL)
  68. dsi_mode->panel_mode = DSI_OP_CMD_MODE;
  69. }
  70. void dsi_convert_to_drm_mode(const struct dsi_display_mode *dsi_mode,
  71. struct drm_display_mode *drm_mode)
  72. {
  73. memset(drm_mode, 0, sizeof(*drm_mode));
  74. drm_mode->hdisplay = dsi_mode->timing.h_active;
  75. drm_mode->hsync_start = drm_mode->hdisplay +
  76. dsi_mode->timing.h_front_porch;
  77. drm_mode->hsync_end = drm_mode->hsync_start +
  78. dsi_mode->timing.h_sync_width;
  79. drm_mode->htotal = drm_mode->hsync_end + dsi_mode->timing.h_back_porch;
  80. drm_mode->hskew = dsi_mode->timing.h_skew;
  81. drm_mode->vdisplay = dsi_mode->timing.v_active;
  82. drm_mode->vsync_start = drm_mode->vdisplay +
  83. dsi_mode->timing.v_front_porch;
  84. drm_mode->vsync_end = drm_mode->vsync_start +
  85. dsi_mode->timing.v_sync_width;
  86. drm_mode->vtotal = drm_mode->vsync_end + dsi_mode->timing.v_back_porch;
  87. drm_mode->vrefresh = dsi_mode->timing.refresh_rate;
  88. drm_mode->clock = dsi_mode->pixel_clk_khz;
  89. drm_mode->private = (int *)dsi_mode->priv_info;
  90. if (dsi_mode->dsi_mode_flags & DSI_MODE_FLAG_SEAMLESS)
  91. drm_mode->flags |= DRM_MODE_FLAG_SEAMLESS;
  92. if (dsi_mode->dsi_mode_flags & DSI_MODE_FLAG_DFPS)
  93. drm_mode->private_flags |= MSM_MODE_FLAG_SEAMLESS_DYNAMIC_FPS;
  94. if (dsi_mode->dsi_mode_flags & DSI_MODE_FLAG_VBLANK_PRE_MODESET)
  95. drm_mode->private_flags |= MSM_MODE_FLAG_VBLANK_PRE_MODESET;
  96. if (dsi_mode->dsi_mode_flags & DSI_MODE_FLAG_DMS)
  97. drm_mode->private_flags |= MSM_MODE_FLAG_SEAMLESS_DMS;
  98. if (dsi_mode->dsi_mode_flags & DSI_MODE_FLAG_VRR)
  99. drm_mode->private_flags |= MSM_MODE_FLAG_SEAMLESS_VRR;
  100. if (dsi_mode->dsi_mode_flags & DSI_MODE_FLAG_POMS)
  101. drm_mode->private_flags |= MSM_MODE_FLAG_SEAMLESS_POMS;
  102. if (dsi_mode->timing.h_sync_polarity)
  103. drm_mode->flags |= DRM_MODE_FLAG_PHSYNC;
  104. if (dsi_mode->timing.v_sync_polarity)
  105. drm_mode->flags |= DRM_MODE_FLAG_PVSYNC;
  106. if (dsi_mode->panel_mode == DSI_OP_VIDEO_MODE)
  107. drm_mode->flags |= DRM_MODE_FLAG_VID_MODE_PANEL;
  108. if (dsi_mode->panel_mode == DSI_OP_CMD_MODE)
  109. drm_mode->flags |= DRM_MODE_FLAG_CMD_MODE_PANEL;
  110. drm_mode_set_name(drm_mode);
  111. }
  112. static int dsi_bridge_attach(struct drm_bridge *bridge)
  113. {
  114. struct dsi_bridge *c_bridge = to_dsi_bridge(bridge);
  115. if (!bridge) {
  116. pr_err("Invalid params\n");
  117. return -EINVAL;
  118. }
  119. pr_debug("[%d] attached\n", c_bridge->id);
  120. return 0;
  121. }
  122. static void dsi_bridge_pre_enable(struct drm_bridge *bridge)
  123. {
  124. int rc = 0;
  125. struct dsi_bridge *c_bridge = to_dsi_bridge(bridge);
  126. if (!bridge) {
  127. pr_err("Invalid params\n");
  128. return;
  129. }
  130. if (!c_bridge || !c_bridge->display || !c_bridge->display->panel) {
  131. pr_err("Incorrect bridge details\n");
  132. return;
  133. }
  134. atomic_set(&c_bridge->display->panel->esd_recovery_pending, 0);
  135. /* By this point mode should have been validated through mode_fixup */
  136. rc = dsi_display_set_mode(c_bridge->display,
  137. &(c_bridge->dsi_mode), 0x0);
  138. if (rc) {
  139. pr_err("[%d] failed to perform a mode set, rc=%d\n",
  140. c_bridge->id, rc);
  141. return;
  142. }
  143. if (c_bridge->dsi_mode.dsi_mode_flags &
  144. (DSI_MODE_FLAG_SEAMLESS | DSI_MODE_FLAG_VRR)) {
  145. pr_debug("[%d] seamless pre-enable\n", c_bridge->id);
  146. return;
  147. }
  148. SDE_ATRACE_BEGIN("dsi_bridge_pre_enable");
  149. rc = dsi_display_prepare(c_bridge->display);
  150. if (rc) {
  151. pr_err("[%d] DSI display prepare failed, rc=%d\n",
  152. c_bridge->id, rc);
  153. SDE_ATRACE_END("dsi_bridge_pre_enable");
  154. return;
  155. }
  156. SDE_ATRACE_BEGIN("dsi_display_enable");
  157. rc = dsi_display_enable(c_bridge->display);
  158. if (rc) {
  159. pr_err("[%d] DSI display enable failed, rc=%d\n",
  160. c_bridge->id, rc);
  161. (void)dsi_display_unprepare(c_bridge->display);
  162. }
  163. SDE_ATRACE_END("dsi_display_enable");
  164. SDE_ATRACE_END("dsi_bridge_pre_enable");
  165. rc = dsi_display_splash_res_cleanup(c_bridge->display);
  166. if (rc)
  167. pr_err("Continuous splash pipeline cleanup failed, rc=%d\n",
  168. rc);
  169. }
  170. static void dsi_bridge_enable(struct drm_bridge *bridge)
  171. {
  172. int rc = 0;
  173. struct dsi_bridge *c_bridge = to_dsi_bridge(bridge);
  174. struct dsi_display *display;
  175. if (!bridge) {
  176. pr_err("Invalid params\n");
  177. return;
  178. }
  179. if (c_bridge->dsi_mode.dsi_mode_flags &
  180. (DSI_MODE_FLAG_SEAMLESS | DSI_MODE_FLAG_VRR)) {
  181. pr_debug("[%d] seamless enable\n", c_bridge->id);
  182. return;
  183. }
  184. display = c_bridge->display;
  185. rc = dsi_display_post_enable(display);
  186. if (rc)
  187. pr_err("[%d] DSI display post enabled failed, rc=%d\n",
  188. c_bridge->id, rc);
  189. if (display && display->drm_conn)
  190. sde_connector_helper_bridge_enable(display->drm_conn);
  191. }
  192. static void dsi_bridge_disable(struct drm_bridge *bridge)
  193. {
  194. int rc = 0;
  195. struct dsi_display *display;
  196. struct dsi_bridge *c_bridge = to_dsi_bridge(bridge);
  197. if (!bridge) {
  198. pr_err("Invalid params\n");
  199. return;
  200. }
  201. display = c_bridge->display;
  202. if (display && display->drm_conn) {
  203. if (bridge->encoder->crtc->state->adjusted_mode.private_flags &
  204. MSM_MODE_FLAG_SEAMLESS_POMS) {
  205. display->poms_pending = true;
  206. /* Disable ESD thread, during panel mode switch */
  207. sde_connector_schedule_status_work(display->drm_conn,
  208. false);
  209. } else {
  210. display->poms_pending = false;
  211. sde_connector_helper_bridge_disable(display->drm_conn);
  212. }
  213. }
  214. rc = dsi_display_pre_disable(c_bridge->display);
  215. if (rc) {
  216. pr_err("[%d] DSI display pre disable failed, rc=%d\n",
  217. c_bridge->id, rc);
  218. }
  219. }
  220. static void dsi_bridge_post_disable(struct drm_bridge *bridge)
  221. {
  222. int rc = 0;
  223. struct dsi_bridge *c_bridge = to_dsi_bridge(bridge);
  224. if (!bridge) {
  225. pr_err("Invalid params\n");
  226. return;
  227. }
  228. SDE_ATRACE_BEGIN("dsi_bridge_post_disable");
  229. SDE_ATRACE_BEGIN("dsi_display_disable");
  230. rc = dsi_display_disable(c_bridge->display);
  231. if (rc) {
  232. pr_err("[%d] DSI display disable failed, rc=%d\n",
  233. c_bridge->id, rc);
  234. SDE_ATRACE_END("dsi_display_disable");
  235. return;
  236. }
  237. SDE_ATRACE_END("dsi_display_disable");
  238. rc = dsi_display_unprepare(c_bridge->display);
  239. if (rc) {
  240. pr_err("[%d] DSI display unprepare failed, rc=%d\n",
  241. c_bridge->id, rc);
  242. SDE_ATRACE_END("dsi_bridge_post_disable");
  243. return;
  244. }
  245. SDE_ATRACE_END("dsi_bridge_post_disable");
  246. }
  247. static void dsi_bridge_mode_set(struct drm_bridge *bridge,
  248. struct drm_display_mode *mode,
  249. struct drm_display_mode *adjusted_mode)
  250. {
  251. struct dsi_bridge *c_bridge = to_dsi_bridge(bridge);
  252. if (!bridge || !mode || !adjusted_mode) {
  253. pr_err("Invalid params\n");
  254. return;
  255. }
  256. memset(&(c_bridge->dsi_mode), 0x0, sizeof(struct dsi_display_mode));
  257. convert_to_dsi_mode(adjusted_mode, &(c_bridge->dsi_mode));
  258. }
  259. static bool dsi_bridge_mode_fixup(struct drm_bridge *bridge,
  260. const struct drm_display_mode *mode,
  261. struct drm_display_mode *adjusted_mode)
  262. {
  263. int rc = 0;
  264. struct dsi_bridge *c_bridge = to_dsi_bridge(bridge);
  265. struct dsi_display *display;
  266. struct dsi_display_mode dsi_mode, cur_dsi_mode, *panel_dsi_mode;
  267. struct drm_display_mode cur_mode;
  268. struct drm_crtc_state *crtc_state;
  269. crtc_state = container_of(mode, struct drm_crtc_state, mode);
  270. if (!bridge || !mode || !adjusted_mode) {
  271. pr_err("Invalid params\n");
  272. return false;
  273. }
  274. display = c_bridge->display;
  275. if (!display) {
  276. pr_err("Invalid params\n");
  277. return false;
  278. }
  279. /*
  280. * if no timing defined in panel, it must be external mode
  281. * and we'll use empty priv info to populate the mode
  282. */
  283. if (display->panel && !display->panel->num_timing_nodes) {
  284. *adjusted_mode = *mode;
  285. adjusted_mode->private = (int *)&default_priv_info;
  286. adjusted_mode->private_flags = 0;
  287. return true;
  288. }
  289. convert_to_dsi_mode(mode, &dsi_mode);
  290. /*
  291. * retrieve dsi mode from dsi driver's cache since not safe to take
  292. * the drm mode config mutex in all paths
  293. */
  294. rc = dsi_display_find_mode(display, &dsi_mode, &panel_dsi_mode);
  295. if (rc)
  296. return rc;
  297. /* propagate the private info to the adjusted_mode derived dsi mode */
  298. dsi_mode.priv_info = panel_dsi_mode->priv_info;
  299. dsi_mode.dsi_mode_flags = panel_dsi_mode->dsi_mode_flags;
  300. dsi_mode.timing.dsc_enabled = dsi_mode.priv_info->dsc_enabled;
  301. dsi_mode.timing.dsc = &dsi_mode.priv_info->dsc;
  302. rc = dsi_display_validate_mode(c_bridge->display, &dsi_mode,
  303. DSI_VALIDATE_FLAG_ALLOW_ADJUST);
  304. if (rc) {
  305. pr_err("[%d] mode is not valid, rc=%d\n", c_bridge->id, rc);
  306. return false;
  307. }
  308. if (bridge->encoder && bridge->encoder->crtc &&
  309. crtc_state->crtc) {
  310. convert_to_dsi_mode(&crtc_state->crtc->state->mode,
  311. &cur_dsi_mode);
  312. cur_dsi_mode.timing.dsc_enabled =
  313. dsi_mode.priv_info->dsc_enabled;
  314. cur_dsi_mode.timing.dsc = &dsi_mode.priv_info->dsc;
  315. rc = dsi_display_validate_mode_vrr(c_bridge->display,
  316. &cur_dsi_mode, &dsi_mode);
  317. if (rc)
  318. pr_debug("[%s] vrr mode mismatch failure rc=%d\n",
  319. c_bridge->display->name, rc);
  320. cur_mode = crtc_state->crtc->mode;
  321. /* No panel mode switch when drm pipeline is changing */
  322. if ((dsi_mode.panel_mode != cur_dsi_mode.panel_mode) &&
  323. (!(dsi_mode.dsi_mode_flags & DSI_MODE_FLAG_VRR)) &&
  324. (!crtc_state->active_changed ||
  325. display->is_cont_splash_enabled))
  326. dsi_mode.dsi_mode_flags |= DSI_MODE_FLAG_POMS;
  327. /* No DMS/VRR when drm pipeline is changing */
  328. if (!drm_mode_equal(&cur_mode, adjusted_mode) &&
  329. (!(dsi_mode.dsi_mode_flags & DSI_MODE_FLAG_VRR)) &&
  330. (!(dsi_mode.dsi_mode_flags & DSI_MODE_FLAG_POMS)) &&
  331. (!crtc_state->active_changed ||
  332. display->is_cont_splash_enabled))
  333. dsi_mode.dsi_mode_flags |= DSI_MODE_FLAG_DMS;
  334. }
  335. /* convert back to drm mode, propagating the private info & flags */
  336. dsi_convert_to_drm_mode(&dsi_mode, adjusted_mode);
  337. return true;
  338. }
  339. int dsi_conn_get_mode_info(struct drm_connector *connector,
  340. const struct drm_display_mode *drm_mode,
  341. struct msm_mode_info *mode_info,
  342. u32 max_mixer_width, void *display)
  343. {
  344. struct dsi_display_mode dsi_mode;
  345. struct dsi_mode_info *timing;
  346. if (!drm_mode || !mode_info)
  347. return -EINVAL;
  348. convert_to_dsi_mode(drm_mode, &dsi_mode);
  349. if (!dsi_mode.priv_info)
  350. return -EINVAL;
  351. memset(mode_info, 0, sizeof(*mode_info));
  352. timing = &dsi_mode.timing;
  353. mode_info->frame_rate = dsi_mode.timing.refresh_rate;
  354. mode_info->vtotal = DSI_V_TOTAL(timing);
  355. mode_info->prefill_lines = dsi_mode.priv_info->panel_prefill_lines;
  356. mode_info->jitter_numer = dsi_mode.priv_info->panel_jitter_numer;
  357. mode_info->jitter_denom = dsi_mode.priv_info->panel_jitter_denom;
  358. mode_info->clk_rate = dsi_mode.priv_info->clk_rate_hz;
  359. mode_info->mdp_transfer_time_us =
  360. dsi_mode.priv_info->mdp_transfer_time_us;
  361. memcpy(&mode_info->topology, &dsi_mode.priv_info->topology,
  362. sizeof(struct msm_display_topology));
  363. mode_info->comp_info.comp_type = MSM_DISPLAY_COMPRESSION_NONE;
  364. if (dsi_mode.priv_info->dsc_enabled) {
  365. mode_info->comp_info.comp_type = MSM_DISPLAY_COMPRESSION_DSC;
  366. memcpy(&mode_info->comp_info.dsc_info, &dsi_mode.priv_info->dsc,
  367. sizeof(dsi_mode.priv_info->dsc));
  368. mode_info->comp_info.comp_ratio =
  369. MSM_DISPLAY_COMPRESSION_RATIO_3_TO_1;
  370. }
  371. if (dsi_mode.priv_info->roi_caps.enabled) {
  372. memcpy(&mode_info->roi_caps, &dsi_mode.priv_info->roi_caps,
  373. sizeof(dsi_mode.priv_info->roi_caps));
  374. }
  375. return 0;
  376. }
  377. static const struct drm_bridge_funcs dsi_bridge_ops = {
  378. .attach = dsi_bridge_attach,
  379. .mode_fixup = dsi_bridge_mode_fixup,
  380. .pre_enable = dsi_bridge_pre_enable,
  381. .enable = dsi_bridge_enable,
  382. .disable = dsi_bridge_disable,
  383. .post_disable = dsi_bridge_post_disable,
  384. .mode_set = dsi_bridge_mode_set,
  385. };
  386. int dsi_conn_set_info_blob(struct drm_connector *connector,
  387. void *info, void *display, struct msm_mode_info *mode_info)
  388. {
  389. struct dsi_display *dsi_display = display;
  390. struct dsi_panel *panel;
  391. enum dsi_pixel_format fmt;
  392. u32 bpp;
  393. if (!info || !dsi_display)
  394. return -EINVAL;
  395. dsi_display->drm_conn = connector;
  396. sde_kms_info_add_keystr(info,
  397. "display type", dsi_display->display_type);
  398. switch (dsi_display->type) {
  399. case DSI_DISPLAY_SINGLE:
  400. sde_kms_info_add_keystr(info, "display config",
  401. "single display");
  402. break;
  403. case DSI_DISPLAY_EXT_BRIDGE:
  404. sde_kms_info_add_keystr(info, "display config", "ext bridge");
  405. break;
  406. case DSI_DISPLAY_SPLIT:
  407. sde_kms_info_add_keystr(info, "display config",
  408. "split display");
  409. break;
  410. case DSI_DISPLAY_SPLIT_EXT_BRIDGE:
  411. sde_kms_info_add_keystr(info, "display config",
  412. "split ext bridge");
  413. break;
  414. default:
  415. pr_debug("invalid display type:%d\n", dsi_display->type);
  416. break;
  417. }
  418. if (!dsi_display->panel) {
  419. pr_debug("invalid panel data\n");
  420. goto end;
  421. }
  422. panel = dsi_display->panel;
  423. sde_kms_info_add_keystr(info, "panel name", panel->name);
  424. switch (panel->panel_mode) {
  425. case DSI_OP_VIDEO_MODE:
  426. sde_kms_info_add_keystr(info, "panel mode", "video");
  427. sde_kms_info_add_keystr(info, "qsync support",
  428. panel->qsync_min_fps ? "true" : "false");
  429. break;
  430. case DSI_OP_CMD_MODE:
  431. sde_kms_info_add_keystr(info, "panel mode", "command");
  432. sde_kms_info_add_keyint(info, "mdp_transfer_time_us",
  433. mode_info->mdp_transfer_time_us);
  434. sde_kms_info_add_keystr(info, "qsync support",
  435. panel->qsync_min_fps ? "true" : "false");
  436. break;
  437. default:
  438. pr_debug("invalid panel type:%d\n", panel->panel_mode);
  439. break;
  440. }
  441. sde_kms_info_add_keystr(info, "dfps support",
  442. panel->dfps_caps.dfps_support ? "true" : "false");
  443. if (panel->dfps_caps.dfps_support) {
  444. sde_kms_info_add_keyint(info, "min_fps",
  445. panel->dfps_caps.min_refresh_rate);
  446. sde_kms_info_add_keyint(info, "max_fps",
  447. panel->dfps_caps.max_refresh_rate);
  448. }
  449. switch (panel->phy_props.rotation) {
  450. case DSI_PANEL_ROTATE_NONE:
  451. sde_kms_info_add_keystr(info, "panel orientation", "none");
  452. break;
  453. case DSI_PANEL_ROTATE_H_FLIP:
  454. sde_kms_info_add_keystr(info, "panel orientation", "horz flip");
  455. break;
  456. case DSI_PANEL_ROTATE_V_FLIP:
  457. sde_kms_info_add_keystr(info, "panel orientation", "vert flip");
  458. break;
  459. case DSI_PANEL_ROTATE_HV_FLIP:
  460. sde_kms_info_add_keystr(info, "panel orientation",
  461. "horz & vert flip");
  462. break;
  463. default:
  464. pr_debug("invalid panel rotation:%d\n",
  465. panel->phy_props.rotation);
  466. break;
  467. }
  468. switch (panel->bl_config.type) {
  469. case DSI_BACKLIGHT_PWM:
  470. sde_kms_info_add_keystr(info, "backlight type", "pwm");
  471. break;
  472. case DSI_BACKLIGHT_WLED:
  473. sde_kms_info_add_keystr(info, "backlight type", "wled");
  474. break;
  475. case DSI_BACKLIGHT_DCS:
  476. sde_kms_info_add_keystr(info, "backlight type", "dcs");
  477. break;
  478. default:
  479. pr_debug("invalid panel backlight type:%d\n",
  480. panel->bl_config.type);
  481. break;
  482. }
  483. if (mode_info && mode_info->roi_caps.enabled) {
  484. sde_kms_info_add_keyint(info, "partial_update_num_roi",
  485. mode_info->roi_caps.num_roi);
  486. sde_kms_info_add_keyint(info, "partial_update_xstart",
  487. mode_info->roi_caps.align.xstart_pix_align);
  488. sde_kms_info_add_keyint(info, "partial_update_walign",
  489. mode_info->roi_caps.align.width_pix_align);
  490. sde_kms_info_add_keyint(info, "partial_update_wmin",
  491. mode_info->roi_caps.align.min_width);
  492. sde_kms_info_add_keyint(info, "partial_update_ystart",
  493. mode_info->roi_caps.align.ystart_pix_align);
  494. sde_kms_info_add_keyint(info, "partial_update_halign",
  495. mode_info->roi_caps.align.height_pix_align);
  496. sde_kms_info_add_keyint(info, "partial_update_hmin",
  497. mode_info->roi_caps.align.min_height);
  498. sde_kms_info_add_keyint(info, "partial_update_roimerge",
  499. mode_info->roi_caps.merge_rois);
  500. }
  501. fmt = dsi_display->config.common_config.dst_format;
  502. bpp = dsi_ctrl_pixel_format_to_bpp(fmt);
  503. sde_kms_info_add_keyint(info, "bit_depth", bpp);
  504. end:
  505. return 0;
  506. }
  507. enum drm_connector_status dsi_conn_detect(struct drm_connector *conn,
  508. bool force,
  509. void *display)
  510. {
  511. enum drm_connector_status status = connector_status_unknown;
  512. struct msm_display_info info;
  513. int rc;
  514. if (!conn || !display)
  515. return status;
  516. /* get display dsi_info */
  517. memset(&info, 0x0, sizeof(info));
  518. rc = dsi_display_get_info(conn, &info, display);
  519. if (rc) {
  520. pr_err("failed to get display info, rc=%d\n", rc);
  521. return connector_status_disconnected;
  522. }
  523. if (info.capabilities & MSM_DISPLAY_CAP_HOT_PLUG)
  524. status = (info.is_connected ? connector_status_connected :
  525. connector_status_disconnected);
  526. else
  527. status = connector_status_connected;
  528. conn->display_info.width_mm = info.width_mm;
  529. conn->display_info.height_mm = info.height_mm;
  530. return status;
  531. }
  532. void dsi_connector_put_modes(struct drm_connector *connector,
  533. void *display)
  534. {
  535. struct drm_display_mode *drm_mode;
  536. struct dsi_display_mode dsi_mode;
  537. struct dsi_display *dsi_display;
  538. if (!connector || !display)
  539. return;
  540. list_for_each_entry(drm_mode, &connector->modes, head) {
  541. convert_to_dsi_mode(drm_mode, &dsi_mode);
  542. dsi_display_put_mode(display, &dsi_mode);
  543. }
  544. /* free the display structure modes also */
  545. dsi_display = display;
  546. kfree(dsi_display->modes);
  547. dsi_display->modes = NULL;
  548. }
  549. static int dsi_drm_update_edid_name(struct edid *edid, const char *name)
  550. {
  551. u8 *dtd = (u8 *)&edid->detailed_timings[3];
  552. u8 standard_header[] = {0x00, 0x00, 0x00, 0xFE, 0x00};
  553. u32 dtd_size = 18;
  554. u32 header_size = sizeof(standard_header);
  555. if (!name)
  556. return -EINVAL;
  557. /* Fill standard header */
  558. memcpy(dtd, standard_header, header_size);
  559. dtd_size -= header_size;
  560. dtd_size = min_t(u32, dtd_size, strlen(name));
  561. memcpy(dtd + header_size, name, dtd_size);
  562. return 0;
  563. }
  564. static void dsi_drm_update_dtd(struct edid *edid,
  565. struct dsi_display_mode *modes, u32 modes_count)
  566. {
  567. u32 i;
  568. u32 count = min_t(u32, modes_count, 3);
  569. for (i = 0; i < count; i++) {
  570. struct detailed_timing *dtd = &edid->detailed_timings[i];
  571. struct dsi_display_mode *mode = &modes[i];
  572. struct dsi_mode_info *timing = &mode->timing;
  573. struct detailed_pixel_timing *pd = &dtd->data.pixel_data;
  574. u32 h_blank = timing->h_front_porch + timing->h_sync_width +
  575. timing->h_back_porch;
  576. u32 v_blank = timing->v_front_porch + timing->v_sync_width +
  577. timing->v_back_porch;
  578. u32 h_img = 0, v_img = 0;
  579. dtd->pixel_clock = mode->pixel_clk_khz / 10;
  580. pd->hactive_lo = timing->h_active & 0xFF;
  581. pd->hblank_lo = h_blank & 0xFF;
  582. pd->hactive_hblank_hi = ((h_blank >> 8) & 0xF) |
  583. ((timing->h_active >> 8) & 0xF) << 4;
  584. pd->vactive_lo = timing->v_active & 0xFF;
  585. pd->vblank_lo = v_blank & 0xFF;
  586. pd->vactive_vblank_hi = ((v_blank >> 8) & 0xF) |
  587. ((timing->v_active >> 8) & 0xF) << 4;
  588. pd->hsync_offset_lo = timing->h_front_porch & 0xFF;
  589. pd->hsync_pulse_width_lo = timing->h_sync_width & 0xFF;
  590. pd->vsync_offset_pulse_width_lo =
  591. ((timing->v_front_porch & 0xF) << 4) |
  592. (timing->v_sync_width & 0xF);
  593. pd->hsync_vsync_offset_pulse_width_hi =
  594. (((timing->h_front_porch >> 8) & 0x3) << 6) |
  595. (((timing->h_sync_width >> 8) & 0x3) << 4) |
  596. (((timing->v_front_porch >> 4) & 0x3) << 2) |
  597. (((timing->v_sync_width >> 4) & 0x3) << 0);
  598. pd->width_mm_lo = h_img & 0xFF;
  599. pd->height_mm_lo = v_img & 0xFF;
  600. pd->width_height_mm_hi = (((h_img >> 8) & 0xF) << 4) |
  601. ((v_img >> 8) & 0xF);
  602. pd->hborder = 0;
  603. pd->vborder = 0;
  604. pd->misc = 0;
  605. }
  606. }
  607. static void dsi_drm_update_checksum(struct edid *edid)
  608. {
  609. u8 *data = (u8 *)edid;
  610. u32 i, sum = 0;
  611. for (i = 0; i < EDID_LENGTH - 1; i++)
  612. sum += data[i];
  613. edid->checksum = 0x100 - (sum & 0xFF);
  614. }
  615. int dsi_connector_get_modes(struct drm_connector *connector, void *data)
  616. {
  617. int rc, i;
  618. u32 count = 0, edid_size;
  619. struct dsi_display_mode *modes = NULL;
  620. struct drm_display_mode drm_mode;
  621. struct dsi_display *display = data;
  622. struct edid edid;
  623. const u8 edid_buf[EDID_LENGTH] = {
  624. 0x00, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x44, 0x6D,
  625. 0x01, 0x00, 0x01, 0x00, 0x00, 0x00, 0x1B, 0x10, 0x01, 0x03,
  626. 0x80, 0x50, 0x2D, 0x78, 0x0A, 0x0D, 0xC9, 0xA0, 0x57, 0x47,
  627. 0x98, 0x27, 0x12, 0x48, 0x4C, 0x00, 0x00, 0x00, 0x01, 0x01,
  628. 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01,
  629. 0x01, 0x01, 0x01, 0x01,
  630. };
  631. edid_size = min_t(u32, sizeof(edid), EDID_LENGTH);
  632. memcpy(&edid, edid_buf, edid_size);
  633. if (sde_connector_get_panel(connector)) {
  634. /*
  635. * TODO: If drm_panel is attached, query modes from the panel.
  636. * This is complicated in split dsi cases because panel is not
  637. * attached to both connectors.
  638. */
  639. goto end;
  640. }
  641. rc = dsi_display_get_mode_count(display, &count);
  642. if (rc) {
  643. pr_err("failed to get num of modes, rc=%d\n", rc);
  644. goto end;
  645. }
  646. rc = dsi_display_get_modes(display, &modes);
  647. if (rc) {
  648. pr_err("failed to get modes, rc=%d\n", rc);
  649. count = 0;
  650. goto end;
  651. }
  652. for (i = 0; i < count; i++) {
  653. struct drm_display_mode *m;
  654. memset(&drm_mode, 0x0, sizeof(drm_mode));
  655. dsi_convert_to_drm_mode(&modes[i], &drm_mode);
  656. m = drm_mode_duplicate(connector->dev, &drm_mode);
  657. if (!m) {
  658. pr_err("failed to add mode %ux%u\n",
  659. drm_mode.hdisplay,
  660. drm_mode.vdisplay);
  661. count = -ENOMEM;
  662. goto end;
  663. }
  664. m->width_mm = connector->display_info.width_mm;
  665. m->height_mm = connector->display_info.height_mm;
  666. drm_mode_probed_add(connector, m);
  667. }
  668. rc = dsi_drm_update_edid_name(&edid, display->panel->name);
  669. if (rc) {
  670. count = 0;
  671. goto end;
  672. }
  673. dsi_drm_update_dtd(&edid, modes, count);
  674. dsi_drm_update_checksum(&edid);
  675. rc = drm_connector_update_edid_property(connector, &edid);
  676. if (rc)
  677. count = 0;
  678. end:
  679. pr_debug("MODE COUNT =%d\n\n", count);
  680. return count;
  681. }
  682. enum drm_mode_status dsi_conn_mode_valid(struct drm_connector *connector,
  683. struct drm_display_mode *mode,
  684. void *display)
  685. {
  686. struct dsi_display_mode dsi_mode;
  687. int rc;
  688. if (!connector || !mode) {
  689. pr_err("Invalid params\n");
  690. return MODE_ERROR;
  691. }
  692. convert_to_dsi_mode(mode, &dsi_mode);
  693. rc = dsi_display_validate_mode(display, &dsi_mode,
  694. DSI_VALIDATE_FLAG_ALLOW_ADJUST);
  695. if (rc) {
  696. pr_err("mode not supported, rc=%d\n", rc);
  697. return MODE_BAD;
  698. }
  699. return MODE_OK;
  700. }
  701. int dsi_conn_pre_kickoff(struct drm_connector *connector,
  702. void *display,
  703. struct msm_display_kickoff_params *params)
  704. {
  705. if (!connector || !display || !params) {
  706. pr_err("Invalid params\n");
  707. return -EINVAL;
  708. }
  709. return dsi_display_pre_kickoff(connector, display, params);
  710. }
  711. void dsi_conn_enable_event(struct drm_connector *connector,
  712. uint32_t event_idx, bool enable, void *display)
  713. {
  714. struct dsi_event_cb_info event_info;
  715. memset(&event_info, 0, sizeof(event_info));
  716. event_info.event_cb = sde_connector_trigger_event;
  717. event_info.event_usr_ptr = connector;
  718. dsi_display_enable_event(connector, display,
  719. event_idx, &event_info, enable);
  720. }
  721. int dsi_conn_post_kickoff(struct drm_connector *connector)
  722. {
  723. struct drm_encoder *encoder;
  724. struct dsi_bridge *c_bridge;
  725. struct dsi_display_mode adj_mode;
  726. struct dsi_display *display;
  727. struct dsi_display_ctrl *m_ctrl, *ctrl;
  728. int i, rc = 0;
  729. if (!connector || !connector->state) {
  730. pr_err("invalid connector or connector state\n");
  731. return -EINVAL;
  732. }
  733. encoder = connector->state->best_encoder;
  734. if (!encoder) {
  735. pr_debug("best encoder is not available\n");
  736. return 0;
  737. }
  738. c_bridge = to_dsi_bridge(encoder->bridge);
  739. adj_mode = c_bridge->dsi_mode;
  740. display = c_bridge->display;
  741. if (adj_mode.dsi_mode_flags & DSI_MODE_FLAG_VRR) {
  742. m_ctrl = &display->ctrl[display->clk_master_idx];
  743. rc = dsi_ctrl_timing_db_update(m_ctrl->ctrl, false);
  744. if (rc) {
  745. pr_err("[%s] failed to dfps update rc=%d\n",
  746. display->name, rc);
  747. return -EINVAL;
  748. }
  749. /* Update the rest of the controllers */
  750. display_for_each_ctrl(i, display) {
  751. ctrl = &display->ctrl[i];
  752. if (!ctrl->ctrl || (ctrl == m_ctrl))
  753. continue;
  754. rc = dsi_ctrl_timing_db_update(ctrl->ctrl, false);
  755. if (rc) {
  756. pr_err("[%s] failed to dfps update rc=%d\n",
  757. display->name, rc);
  758. return -EINVAL;
  759. }
  760. }
  761. c_bridge->dsi_mode.dsi_mode_flags &= ~DSI_MODE_FLAG_VRR;
  762. }
  763. return 0;
  764. }
  765. struct dsi_bridge *dsi_drm_bridge_init(struct dsi_display *display,
  766. struct drm_device *dev,
  767. struct drm_encoder *encoder)
  768. {
  769. int rc = 0;
  770. struct dsi_bridge *bridge;
  771. bridge = kzalloc(sizeof(*bridge), GFP_KERNEL);
  772. if (!bridge) {
  773. rc = -ENOMEM;
  774. goto error;
  775. }
  776. bridge->display = display;
  777. bridge->base.funcs = &dsi_bridge_ops;
  778. bridge->base.encoder = encoder;
  779. rc = drm_bridge_attach(encoder, &bridge->base, NULL);
  780. if (rc) {
  781. pr_err("failed to attach bridge, rc=%d\n", rc);
  782. goto error_free_bridge;
  783. }
  784. encoder->bridge = &bridge->base;
  785. return bridge;
  786. error_free_bridge:
  787. kfree(bridge);
  788. error:
  789. return ERR_PTR(rc);
  790. }
  791. void dsi_drm_bridge_cleanup(struct dsi_bridge *bridge)
  792. {
  793. if (bridge && bridge->base.encoder)
  794. bridge->base.encoder->bridge = NULL;
  795. kfree(bridge);
  796. }