dp_rx.h 68 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #ifndef _DP_RX_H
  20. #define _DP_RX_H
  21. #include "hal_rx.h"
  22. #include "dp_peer.h"
  23. #include "dp_internal.h"
  24. #include <qdf_tracepoint.h>
  25. #include "dp_ipa.h"
  26. #ifdef RXDMA_OPTIMIZATION
  27. #ifndef RX_DATA_BUFFER_ALIGNMENT
  28. #define RX_DATA_BUFFER_ALIGNMENT 128
  29. #endif
  30. #ifndef RX_MONITOR_BUFFER_ALIGNMENT
  31. #define RX_MONITOR_BUFFER_ALIGNMENT 128
  32. #endif
  33. #else /* RXDMA_OPTIMIZATION */
  34. #define RX_DATA_BUFFER_ALIGNMENT 4
  35. #define RX_MONITOR_BUFFER_ALIGNMENT 4
  36. #endif /* RXDMA_OPTIMIZATION */
  37. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  38. #define DP_WBM2SW_RBM(sw0_bm_id) HAL_RX_BUF_RBM_SW1_BM(sw0_bm_id)
  39. /* RBM value used for re-injecting defragmented packets into REO */
  40. #define DP_DEFRAG_RBM(sw0_bm_id) HAL_RX_BUF_RBM_SW3_BM(sw0_bm_id)
  41. #endif
  42. #define RX_BUFFER_RESERVATION 0
  43. #ifdef BE_PKTLOG_SUPPORT
  44. #define RX_MON_MIN_HEAD_ROOM 64
  45. #endif
  46. #define DP_DEFAULT_NOISEFLOOR (-96)
  47. #define DP_RX_DESC_MAGIC 0xdec0de
  48. #define dp_rx_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX, params)
  49. #define dp_rx_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_RX, params)
  50. #define dp_rx_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX, params)
  51. #define dp_rx_info(params...) \
  52. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX, ## params)
  53. #define dp_rx_info_rl(params...) \
  54. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX, ## params)
  55. #define dp_rx_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX, params)
  56. /**
  57. * enum dp_rx_desc_state
  58. *
  59. * @RX_DESC_REPLENISH: rx desc replenished
  60. * @RX_DESC_FREELIST: rx desc in freelist
  61. */
  62. enum dp_rx_desc_state {
  63. RX_DESC_REPLENISHED,
  64. RX_DESC_IN_FREELIST,
  65. };
  66. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  67. /**
  68. * struct dp_rx_desc_dbg_info
  69. *
  70. * @freelist_caller: name of the function that put the
  71. * the rx desc in freelist
  72. * @freelist_ts: timestamp when the rx desc is put in
  73. * a freelist
  74. * @replenish_caller: name of the function that last
  75. * replenished the rx desc
  76. * @replenish_ts: last replenish timestamp
  77. * @prev_nbuf: previous nbuf info
  78. * @prev_nbuf_data_addr: previous nbuf data address
  79. */
  80. struct dp_rx_desc_dbg_info {
  81. char freelist_caller[QDF_MEM_FUNC_NAME_SIZE];
  82. uint64_t freelist_ts;
  83. char replenish_caller[QDF_MEM_FUNC_NAME_SIZE];
  84. uint64_t replenish_ts;
  85. qdf_nbuf_t prev_nbuf;
  86. uint8_t *prev_nbuf_data_addr;
  87. };
  88. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  89. /**
  90. * struct dp_rx_desc
  91. *
  92. * @nbuf : VA of the "skb" posted
  93. * @rx_buf_start : VA of the original Rx buffer, before
  94. * movement of any skb->data pointer
  95. * @paddr_buf_start : PA of the original Rx buffer, before
  96. * movement of any frag pointer
  97. * @cookie : index into the sw array which holds
  98. * the sw Rx descriptors
  99. * Cookie space is 21 bits:
  100. * lower 18 bits -- index
  101. * upper 3 bits -- pool_id
  102. * @pool_id : pool Id for which this allocated.
  103. * Can only be used if there is no flow
  104. * steering
  105. * @in_use rx_desc is in use
  106. * @unmapped used to mark rx_desc an unmapped if the corresponding
  107. * nbuf is already unmapped
  108. * @in_err_state : Nbuf sanity failed for this descriptor.
  109. * @nbuf_data_addr : VA of nbuf data posted
  110. */
  111. struct dp_rx_desc {
  112. qdf_nbuf_t nbuf;
  113. uint8_t *rx_buf_start;
  114. qdf_dma_addr_t paddr_buf_start;
  115. uint32_t cookie;
  116. uint8_t pool_id;
  117. #ifdef RX_DESC_DEBUG_CHECK
  118. uint32_t magic;
  119. uint8_t *nbuf_data_addr;
  120. struct dp_rx_desc_dbg_info *dbg_info;
  121. #endif
  122. uint8_t in_use:1,
  123. unmapped:1,
  124. in_err_state:1;
  125. };
  126. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  127. #ifdef ATH_RX_PRI_SAVE
  128. #define DP_RX_TID_SAVE(_nbuf, _tid) \
  129. (qdf_nbuf_set_priority(_nbuf, _tid))
  130. #else
  131. #define DP_RX_TID_SAVE(_nbuf, _tid)
  132. #endif
  133. /* RX Descriptor Multi Page memory alloc related */
  134. #define DP_RX_DESC_OFFSET_NUM_BITS 8
  135. #define DP_RX_DESC_PAGE_ID_NUM_BITS 8
  136. #define DP_RX_DESC_POOL_ID_NUM_BITS 4
  137. #define DP_RX_DESC_PAGE_ID_SHIFT DP_RX_DESC_OFFSET_NUM_BITS
  138. #define DP_RX_DESC_POOL_ID_SHIFT \
  139. (DP_RX_DESC_OFFSET_NUM_BITS + DP_RX_DESC_PAGE_ID_NUM_BITS)
  140. #define RX_DESC_MULTI_PAGE_COOKIE_POOL_ID_MASK \
  141. (((1 << DP_RX_DESC_POOL_ID_NUM_BITS) - 1) << DP_RX_DESC_POOL_ID_SHIFT)
  142. #define RX_DESC_MULTI_PAGE_COOKIE_PAGE_ID_MASK \
  143. (((1 << DP_RX_DESC_PAGE_ID_NUM_BITS) - 1) << \
  144. DP_RX_DESC_PAGE_ID_SHIFT)
  145. #define RX_DESC_MULTI_PAGE_COOKIE_OFFSET_MASK \
  146. ((1 << DP_RX_DESC_OFFSET_NUM_BITS) - 1)
  147. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_POOL_ID(_cookie) \
  148. (((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_POOL_ID_MASK) >> \
  149. DP_RX_DESC_POOL_ID_SHIFT)
  150. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_PAGE_ID(_cookie) \
  151. (((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_PAGE_ID_MASK) >> \
  152. DP_RX_DESC_PAGE_ID_SHIFT)
  153. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_OFFSET(_cookie) \
  154. ((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_OFFSET_MASK)
  155. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  156. #define RX_DESC_COOKIE_INDEX_SHIFT 0
  157. #define RX_DESC_COOKIE_INDEX_MASK 0x3ffff /* 18 bits */
  158. #define RX_DESC_COOKIE_POOL_ID_SHIFT 18
  159. #define RX_DESC_COOKIE_POOL_ID_MASK 0x1c0000
  160. #define DP_RX_DESC_COOKIE_MAX \
  161. (RX_DESC_COOKIE_INDEX_MASK | RX_DESC_COOKIE_POOL_ID_MASK)
  162. #define DP_RX_DESC_COOKIE_POOL_ID_GET(_cookie) \
  163. (((_cookie) & RX_DESC_COOKIE_POOL_ID_MASK) >> \
  164. RX_DESC_COOKIE_POOL_ID_SHIFT)
  165. #define DP_RX_DESC_COOKIE_INDEX_GET(_cookie) \
  166. (((_cookie) & RX_DESC_COOKIE_INDEX_MASK) >> \
  167. RX_DESC_COOKIE_INDEX_SHIFT)
  168. #define dp_rx_add_to_free_desc_list(head, tail, new) \
  169. __dp_rx_add_to_free_desc_list(head, tail, new, __func__)
  170. #define dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool, \
  171. num_buffers, desc_list, tail) \
  172. __dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool, \
  173. num_buffers, desc_list, tail, __func__)
  174. #ifdef DP_RX_SPECIAL_FRAME_NEED
  175. /**
  176. * dp_rx_is_special_frame() - check is RX frame special needed
  177. *
  178. * @nbuf: RX skb pointer
  179. * @frame_mask: the mask for speical frame needed
  180. *
  181. * Check is RX frame wanted matched with mask
  182. *
  183. * Return: true - special frame needed, false - no
  184. */
  185. static inline
  186. bool dp_rx_is_special_frame(qdf_nbuf_t nbuf, uint32_t frame_mask)
  187. {
  188. if (((frame_mask & FRAME_MASK_IPV4_ARP) &&
  189. qdf_nbuf_is_ipv4_arp_pkt(nbuf)) ||
  190. ((frame_mask & FRAME_MASK_IPV4_DHCP) &&
  191. qdf_nbuf_is_ipv4_dhcp_pkt(nbuf)) ||
  192. ((frame_mask & FRAME_MASK_IPV4_EAPOL) &&
  193. qdf_nbuf_is_ipv4_eapol_pkt(nbuf)) ||
  194. ((frame_mask & FRAME_MASK_IPV6_DHCP) &&
  195. qdf_nbuf_is_ipv6_dhcp_pkt(nbuf)))
  196. return true;
  197. return false;
  198. }
  199. /**
  200. * dp_rx_deliver_special_frame() - Deliver the RX special frame to stack
  201. * if matches mask
  202. *
  203. * @soc: Datapath soc handler
  204. * @peer: pointer to DP peer
  205. * @nbuf: pointer to the skb of RX frame
  206. * @frame_mask: the mask for speical frame needed
  207. * @rx_tlv_hdr: start of rx tlv header
  208. *
  209. * note: Msdu_len must have been stored in QDF_NBUF_CB_RX_PKT_LEN(nbuf) and
  210. * single nbuf is expected.
  211. *
  212. * return: true - nbuf has been delivered to stack, false - not.
  213. */
  214. bool dp_rx_deliver_special_frame(struct dp_soc *soc, struct dp_txrx_peer *peer,
  215. qdf_nbuf_t nbuf, uint32_t frame_mask,
  216. uint8_t *rx_tlv_hdr);
  217. #else
  218. static inline
  219. bool dp_rx_is_special_frame(qdf_nbuf_t nbuf, uint32_t frame_mask)
  220. {
  221. return false;
  222. }
  223. static inline
  224. bool dp_rx_deliver_special_frame(struct dp_soc *soc, struct dp_txrx_peer *peer,
  225. qdf_nbuf_t nbuf, uint32_t frame_mask,
  226. uint8_t *rx_tlv_hdr)
  227. {
  228. return false;
  229. }
  230. #endif
  231. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  232. #ifdef DP_RX_DISABLE_NDI_MDNS_FORWARDING
  233. static inline
  234. bool dp_rx_check_ndi_mdns_fwding(struct dp_txrx_peer *ta_txrx_peer,
  235. qdf_nbuf_t nbuf)
  236. {
  237. if (ta_txrx_peer->vdev->opmode == wlan_op_mode_ndi &&
  238. qdf_nbuf_is_ipv6_mdns_pkt(nbuf)) {
  239. DP_PEER_PER_PKT_STATS_INC(ta_txrx_peer,
  240. rx.intra_bss.mdns_no_fwd, 1);
  241. return false;
  242. }
  243. return true;
  244. }
  245. #else
  246. static inline
  247. bool dp_rx_check_ndi_mdns_fwding(struct dp_txrx_peer *ta_txrx_peer,
  248. qdf_nbuf_t nbuf)
  249. {
  250. return true;
  251. }
  252. #endif
  253. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  254. /* DOC: Offset to obtain LLC hdr
  255. *
  256. * In the case of Wifi parse error
  257. * to reach LLC header from beginning
  258. * of VLAN tag we need to skip 8 bytes.
  259. * Vlan_tag(4)+length(2)+length added
  260. * by HW(2) = 8 bytes.
  261. */
  262. #define DP_SKIP_VLAN 8
  263. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  264. /**
  265. * struct dp_rx_cached_buf - rx cached buffer
  266. * @list: linked list node
  267. * @buf: skb buffer
  268. */
  269. struct dp_rx_cached_buf {
  270. qdf_list_node_t node;
  271. qdf_nbuf_t buf;
  272. };
  273. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  274. /*
  275. *dp_rx_xor_block() - xor block of data
  276. *@b: destination data block
  277. *@a: source data block
  278. *@len: length of the data to process
  279. *
  280. *Returns: None
  281. */
  282. static inline void dp_rx_xor_block(uint8_t *b, const uint8_t *a, qdf_size_t len)
  283. {
  284. qdf_size_t i;
  285. for (i = 0; i < len; i++)
  286. b[i] ^= a[i];
  287. }
  288. /*
  289. *dp_rx_rotl() - rotate the bits left
  290. *@val: unsigned integer input value
  291. *@bits: number of bits
  292. *
  293. *Returns: Integer with left rotated by number of 'bits'
  294. */
  295. static inline uint32_t dp_rx_rotl(uint32_t val, int bits)
  296. {
  297. return (val << bits) | (val >> (32 - bits));
  298. }
  299. /*
  300. *dp_rx_rotr() - rotate the bits right
  301. *@val: unsigned integer input value
  302. *@bits: number of bits
  303. *
  304. *Returns: Integer with right rotated by number of 'bits'
  305. */
  306. static inline uint32_t dp_rx_rotr(uint32_t val, int bits)
  307. {
  308. return (val >> bits) | (val << (32 - bits));
  309. }
  310. /*
  311. * dp_set_rx_queue() - set queue_mapping in skb
  312. * @nbuf: skb
  313. * @queue_id: rx queue_id
  314. *
  315. * Return: void
  316. */
  317. #ifdef QCA_OL_RX_MULTIQ_SUPPORT
  318. static inline void dp_set_rx_queue(qdf_nbuf_t nbuf, uint8_t queue_id)
  319. {
  320. qdf_nbuf_record_rx_queue(nbuf, queue_id);
  321. return;
  322. }
  323. #else
  324. static inline void dp_set_rx_queue(qdf_nbuf_t nbuf, uint8_t queue_id)
  325. {
  326. }
  327. #endif
  328. /*
  329. *dp_rx_xswap() - swap the bits left
  330. *@val: unsigned integer input value
  331. *
  332. *Returns: Integer with bits swapped
  333. */
  334. static inline uint32_t dp_rx_xswap(uint32_t val)
  335. {
  336. return ((val & 0x00ff00ff) << 8) | ((val & 0xff00ff00) >> 8);
  337. }
  338. /*
  339. *dp_rx_get_le32_split() - get little endian 32 bits split
  340. *@b0: byte 0
  341. *@b1: byte 1
  342. *@b2: byte 2
  343. *@b3: byte 3
  344. *
  345. *Returns: Integer with split little endian 32 bits
  346. */
  347. static inline uint32_t dp_rx_get_le32_split(uint8_t b0, uint8_t b1, uint8_t b2,
  348. uint8_t b3)
  349. {
  350. return b0 | (b1 << 8) | (b2 << 16) | (b3 << 24);
  351. }
  352. /*
  353. *dp_rx_get_le32() - get little endian 32 bits
  354. *@b0: byte 0
  355. *@b1: byte 1
  356. *@b2: byte 2
  357. *@b3: byte 3
  358. *
  359. *Returns: Integer with little endian 32 bits
  360. */
  361. static inline uint32_t dp_rx_get_le32(const uint8_t *p)
  362. {
  363. return dp_rx_get_le32_split(p[0], p[1], p[2], p[3]);
  364. }
  365. /*
  366. * dp_rx_put_le32() - put little endian 32 bits
  367. * @p: destination char array
  368. * @v: source 32-bit integer
  369. *
  370. * Returns: None
  371. */
  372. static inline void dp_rx_put_le32(uint8_t *p, uint32_t v)
  373. {
  374. p[0] = (v) & 0xff;
  375. p[1] = (v >> 8) & 0xff;
  376. p[2] = (v >> 16) & 0xff;
  377. p[3] = (v >> 24) & 0xff;
  378. }
  379. /* Extract michal mic block of data */
  380. #define dp_rx_michael_block(l, r) \
  381. do { \
  382. r ^= dp_rx_rotl(l, 17); \
  383. l += r; \
  384. r ^= dp_rx_xswap(l); \
  385. l += r; \
  386. r ^= dp_rx_rotl(l, 3); \
  387. l += r; \
  388. r ^= dp_rx_rotr(l, 2); \
  389. l += r; \
  390. } while (0)
  391. /**
  392. * struct dp_rx_desc_list_elem_t
  393. *
  394. * @next : Next pointer to form free list
  395. * @rx_desc : DP Rx descriptor
  396. */
  397. union dp_rx_desc_list_elem_t {
  398. union dp_rx_desc_list_elem_t *next;
  399. struct dp_rx_desc rx_desc;
  400. };
  401. #ifdef RX_DESC_MULTI_PAGE_ALLOC
  402. /**
  403. * dp_rx_desc_find() - find dp rx descriptor from page ID and offset
  404. * @page_id: Page ID
  405. * @offset: Offset of the descriptor element
  406. *
  407. * Return: RX descriptor element
  408. */
  409. union dp_rx_desc_list_elem_t *dp_rx_desc_find(uint16_t page_id, uint16_t offset,
  410. struct rx_desc_pool *rx_pool);
  411. static inline
  412. struct dp_rx_desc *dp_get_rx_desc_from_cookie(struct dp_soc *soc,
  413. struct rx_desc_pool *pool,
  414. uint32_t cookie)
  415. {
  416. uint8_t pool_id = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_POOL_ID(cookie);
  417. uint16_t page_id = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_PAGE_ID(cookie);
  418. uint8_t offset = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_OFFSET(cookie);
  419. struct rx_desc_pool *rx_desc_pool;
  420. union dp_rx_desc_list_elem_t *rx_desc_elem;
  421. if (qdf_unlikely(pool_id >= MAX_RXDESC_POOLS))
  422. return NULL;
  423. rx_desc_pool = &pool[pool_id];
  424. rx_desc_elem = (union dp_rx_desc_list_elem_t *)
  425. (rx_desc_pool->desc_pages.cacheable_pages[page_id] +
  426. rx_desc_pool->elem_size * offset);
  427. return &rx_desc_elem->rx_desc;
  428. }
  429. /**
  430. * dp_rx_cookie_2_va_rxdma_buf() - Converts cookie to a virtual address of
  431. * the Rx descriptor on Rx DMA source ring buffer
  432. * @soc: core txrx main context
  433. * @cookie: cookie used to lookup virtual address
  434. *
  435. * Return: Pointer to the Rx descriptor
  436. */
  437. static inline
  438. struct dp_rx_desc *dp_rx_cookie_2_va_rxdma_buf(struct dp_soc *soc,
  439. uint32_t cookie)
  440. {
  441. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_buf[0], cookie);
  442. }
  443. /**
  444. * dp_rx_cookie_2_va_mon_buf() - Converts cookie to a virtual address of
  445. * the Rx descriptor on monitor ring buffer
  446. * @soc: core txrx main context
  447. * @cookie: cookie used to lookup virtual address
  448. *
  449. * Return: Pointer to the Rx descriptor
  450. */
  451. static inline
  452. struct dp_rx_desc *dp_rx_cookie_2_va_mon_buf(struct dp_soc *soc,
  453. uint32_t cookie)
  454. {
  455. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_mon[0], cookie);
  456. }
  457. /**
  458. * dp_rx_cookie_2_va_mon_status() - Converts cookie to a virtual address of
  459. * the Rx descriptor on monitor status ring buffer
  460. * @soc: core txrx main context
  461. * @cookie: cookie used to lookup virtual address
  462. *
  463. * Return: Pointer to the Rx descriptor
  464. */
  465. static inline
  466. struct dp_rx_desc *dp_rx_cookie_2_va_mon_status(struct dp_soc *soc,
  467. uint32_t cookie)
  468. {
  469. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_status[0], cookie);
  470. }
  471. #else
  472. void dp_rx_desc_pool_init(struct dp_soc *soc, uint32_t pool_id,
  473. uint32_t pool_size,
  474. struct rx_desc_pool *rx_desc_pool);
  475. /**
  476. * dp_rx_cookie_2_va_rxdma_buf() - Converts cookie to a virtual address of
  477. * the Rx descriptor on Rx DMA source ring buffer
  478. * @soc: core txrx main context
  479. * @cookie: cookie used to lookup virtual address
  480. *
  481. * Return: void *: Virtual Address of the Rx descriptor
  482. */
  483. static inline
  484. void *dp_rx_cookie_2_va_rxdma_buf(struct dp_soc *soc, uint32_t cookie)
  485. {
  486. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  487. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  488. struct rx_desc_pool *rx_desc_pool;
  489. if (qdf_unlikely(pool_id >= MAX_RXDESC_POOLS))
  490. return NULL;
  491. rx_desc_pool = &soc->rx_desc_buf[pool_id];
  492. if (qdf_unlikely(index >= rx_desc_pool->pool_size))
  493. return NULL;
  494. return &rx_desc_pool->array[index].rx_desc;
  495. }
  496. /**
  497. * dp_rx_cookie_2_va_mon_buf() - Converts cookie to a virtual address of
  498. * the Rx descriptor on monitor ring buffer
  499. * @soc: core txrx main context
  500. * @cookie: cookie used to lookup virtual address
  501. *
  502. * Return: void *: Virtual Address of the Rx descriptor
  503. */
  504. static inline
  505. void *dp_rx_cookie_2_va_mon_buf(struct dp_soc *soc, uint32_t cookie)
  506. {
  507. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  508. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  509. /* TODO */
  510. /* Add sanity for pool_id & index */
  511. return &(soc->rx_desc_mon[pool_id].array[index].rx_desc);
  512. }
  513. /**
  514. * dp_rx_cookie_2_va_mon_status() - Converts cookie to a virtual address of
  515. * the Rx descriptor on monitor status ring buffer
  516. * @soc: core txrx main context
  517. * @cookie: cookie used to lookup virtual address
  518. *
  519. * Return: void *: Virtual Address of the Rx descriptor
  520. */
  521. static inline
  522. void *dp_rx_cookie_2_va_mon_status(struct dp_soc *soc, uint32_t cookie)
  523. {
  524. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  525. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  526. /* TODO */
  527. /* Add sanity for pool_id & index */
  528. return &(soc->rx_desc_status[pool_id].array[index].rx_desc);
  529. }
  530. #endif /* RX_DESC_MULTI_PAGE_ALLOC */
  531. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  532. static inline bool dp_rx_check_ap_bridge(struct dp_vdev *vdev)
  533. {
  534. return vdev->ap_bridge_enabled;
  535. }
  536. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  537. static inline QDF_STATUS
  538. dp_rx_cookie_check_and_invalidate(hal_ring_desc_t ring_desc)
  539. {
  540. if (qdf_unlikely(HAL_RX_REO_BUF_COOKIE_INVALID_GET(ring_desc)))
  541. return QDF_STATUS_E_FAILURE;
  542. HAL_RX_REO_BUF_COOKIE_INVALID_SET(ring_desc);
  543. return QDF_STATUS_SUCCESS;
  544. }
  545. /**
  546. * dp_rx_cookie_reset_invalid_bit() - Reset the invalid bit of the cookie
  547. * field in ring descriptor
  548. * @ring_desc: ring descriptor
  549. *
  550. * Return: None
  551. */
  552. static inline void
  553. dp_rx_cookie_reset_invalid_bit(hal_ring_desc_t ring_desc)
  554. {
  555. HAL_RX_REO_BUF_COOKIE_INVALID_RESET(ring_desc);
  556. }
  557. #else
  558. static inline QDF_STATUS
  559. dp_rx_cookie_check_and_invalidate(hal_ring_desc_t ring_desc)
  560. {
  561. return QDF_STATUS_SUCCESS;
  562. }
  563. static inline void
  564. dp_rx_cookie_reset_invalid_bit(hal_ring_desc_t ring_desc)
  565. {
  566. }
  567. #endif
  568. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  569. QDF_STATUS dp_rx_desc_pool_is_allocated(struct rx_desc_pool *rx_desc_pool);
  570. QDF_STATUS dp_rx_desc_pool_alloc(struct dp_soc *soc,
  571. uint32_t pool_size,
  572. struct rx_desc_pool *rx_desc_pool);
  573. void dp_rx_desc_pool_init(struct dp_soc *soc, uint32_t pool_id,
  574. uint32_t pool_size,
  575. struct rx_desc_pool *rx_desc_pool);
  576. void dp_rx_add_desc_list_to_free_list(struct dp_soc *soc,
  577. union dp_rx_desc_list_elem_t **local_desc_list,
  578. union dp_rx_desc_list_elem_t **tail,
  579. uint16_t pool_id,
  580. struct rx_desc_pool *rx_desc_pool);
  581. uint16_t dp_rx_get_free_desc_list(struct dp_soc *soc, uint32_t pool_id,
  582. struct rx_desc_pool *rx_desc_pool,
  583. uint16_t num_descs,
  584. union dp_rx_desc_list_elem_t **desc_list,
  585. union dp_rx_desc_list_elem_t **tail);
  586. QDF_STATUS dp_rx_pdev_desc_pool_alloc(struct dp_pdev *pdev);
  587. void dp_rx_pdev_desc_pool_free(struct dp_pdev *pdev);
  588. QDF_STATUS dp_rx_pdev_desc_pool_init(struct dp_pdev *pdev);
  589. void dp_rx_pdev_desc_pool_deinit(struct dp_pdev *pdev);
  590. void dp_rx_desc_pool_deinit(struct dp_soc *soc,
  591. struct rx_desc_pool *rx_desc_pool,
  592. uint32_t pool_id);
  593. QDF_STATUS dp_rx_pdev_attach(struct dp_pdev *pdev);
  594. QDF_STATUS dp_rx_pdev_buffers_alloc(struct dp_pdev *pdev);
  595. void dp_rx_pdev_buffers_free(struct dp_pdev *pdev);
  596. void dp_rx_pdev_detach(struct dp_pdev *pdev);
  597. void dp_print_napi_stats(struct dp_soc *soc);
  598. /**
  599. * dp_rx_vdev_detach() - detach vdev from dp rx
  600. * @vdev: virtual device instance
  601. *
  602. * Return: QDF_STATUS_SUCCESS: success
  603. * QDF_STATUS_E_RESOURCES: Error return
  604. */
  605. QDF_STATUS dp_rx_vdev_detach(struct dp_vdev *vdev);
  606. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  607. uint32_t
  608. dp_rx_process(struct dp_intr *int_ctx, hal_ring_handle_t hal_ring_hdl,
  609. uint8_t reo_ring_num,
  610. uint32_t quota);
  611. /**
  612. * dp_rx_err_process() - Processes error frames routed to REO error ring
  613. * @int_ctx: pointer to DP interrupt context
  614. * @soc: core txrx main context
  615. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  616. * @quota: No. of units (packets) that can be serviced in one shot.
  617. *
  618. * This function implements error processing and top level demultiplexer
  619. * for all the frames routed to REO error ring.
  620. *
  621. * Return: uint32_t: No. of elements processed
  622. */
  623. uint32_t dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  624. hal_ring_handle_t hal_ring_hdl, uint32_t quota);
  625. /**
  626. * dp_rx_wbm_err_process() - Processes error frames routed to WBM release ring
  627. * @int_ctx: pointer to DP interrupt context
  628. * @soc: core txrx main context
  629. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  630. * @quota: No. of units (packets) that can be serviced in one shot.
  631. *
  632. * This function implements error processing and top level demultiplexer
  633. * for all the frames routed to WBM2HOST sw release ring.
  634. *
  635. * Return: uint32_t: No. of elements processed
  636. */
  637. uint32_t
  638. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  639. hal_ring_handle_t hal_ring_hdl, uint32_t quota);
  640. /**
  641. * dp_rx_sg_create() - create a frag_list for MSDUs which are spread across
  642. * multiple nbufs.
  643. * @soc: core txrx main context
  644. * @nbuf: pointer to the first msdu of an amsdu.
  645. *
  646. * This function implements the creation of RX frag_list for cases
  647. * where an MSDU is spread across multiple nbufs.
  648. *
  649. * Return: returns the head nbuf which contains complete frag_list.
  650. */
  651. qdf_nbuf_t dp_rx_sg_create(struct dp_soc *soc, qdf_nbuf_t nbuf);
  652. /*
  653. * dp_rx_desc_nbuf_and_pool_free() - free the sw rx desc pool called during
  654. * de-initialization of wifi module.
  655. *
  656. * @soc: core txrx main context
  657. * @pool_id: pool_id which is one of 3 mac_ids
  658. * @rx_desc_pool: rx descriptor pool pointer
  659. *
  660. * Return: None
  661. */
  662. void dp_rx_desc_nbuf_and_pool_free(struct dp_soc *soc, uint32_t pool_id,
  663. struct rx_desc_pool *rx_desc_pool);
  664. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  665. /*
  666. * dp_rx_desc_nbuf_free() - free the sw rx desc nbufs called during
  667. * de-initialization of wifi module.
  668. *
  669. * @soc: core txrx main context
  670. * @pool_id: pool_id which is one of 3 mac_ids
  671. * @rx_desc_pool: rx descriptor pool pointer
  672. *
  673. * Return: None
  674. */
  675. void dp_rx_desc_nbuf_free(struct dp_soc *soc,
  676. struct rx_desc_pool *rx_desc_pool);
  677. #ifdef DP_RX_MON_MEM_FRAG
  678. /*
  679. * dp_rx_desc_frag_free() - free the sw rx desc frag called during
  680. * de-initialization of wifi module.
  681. *
  682. * @soc: core txrx main context
  683. * @rx_desc_pool: rx descriptor pool pointer
  684. *
  685. * Return: None
  686. */
  687. void dp_rx_desc_frag_free(struct dp_soc *soc,
  688. struct rx_desc_pool *rx_desc_pool);
  689. #else
  690. static inline
  691. void dp_rx_desc_frag_free(struct dp_soc *soc,
  692. struct rx_desc_pool *rx_desc_pool)
  693. {
  694. }
  695. #endif
  696. /*
  697. * dp_rx_desc_pool_free() - free the sw rx desc array called during
  698. * de-initialization of wifi module.
  699. *
  700. * @soc: core txrx main context
  701. * @rx_desc_pool: rx descriptor pool pointer
  702. *
  703. * Return: None
  704. */
  705. void dp_rx_desc_pool_free(struct dp_soc *soc,
  706. struct rx_desc_pool *rx_desc_pool);
  707. void dp_rx_deliver_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf_list,
  708. struct dp_txrx_peer *peer);
  709. #ifdef RX_DESC_LOGGING
  710. /*
  711. * dp_rx_desc_alloc_dbg_info() - Alloc memory for rx descriptor debug
  712. * structure
  713. * @rx_desc: rx descriptor pointer
  714. *
  715. * Return: None
  716. */
  717. static inline
  718. void dp_rx_desc_alloc_dbg_info(struct dp_rx_desc *rx_desc)
  719. {
  720. rx_desc->dbg_info = qdf_mem_malloc(sizeof(struct dp_rx_desc_dbg_info));
  721. }
  722. /*
  723. * dp_rx_desc_free_dbg_info() - Free rx descriptor debug
  724. * structure memory
  725. * @rx_desc: rx descriptor pointer
  726. *
  727. * Return: None
  728. */
  729. static inline
  730. void dp_rx_desc_free_dbg_info(struct dp_rx_desc *rx_desc)
  731. {
  732. qdf_mem_free(rx_desc->dbg_info);
  733. }
  734. /*
  735. * dp_rx_desc_update_dbg_info() - Update rx descriptor debug info
  736. * structure memory
  737. * @rx_desc: rx descriptor pointer
  738. *
  739. * Return: None
  740. */
  741. static
  742. void dp_rx_desc_update_dbg_info(struct dp_rx_desc *rx_desc,
  743. const char *func_name, uint8_t flag)
  744. {
  745. struct dp_rx_desc_dbg_info *info = rx_desc->dbg_info;
  746. if (!info)
  747. return;
  748. if (flag == RX_DESC_REPLENISHED) {
  749. qdf_str_lcopy(info->replenish_caller, func_name,
  750. QDF_MEM_FUNC_NAME_SIZE);
  751. info->replenish_ts = qdf_get_log_timestamp();
  752. } else {
  753. qdf_str_lcopy(info->freelist_caller, func_name,
  754. QDF_MEM_FUNC_NAME_SIZE);
  755. info->freelist_ts = qdf_get_log_timestamp();
  756. info->prev_nbuf = rx_desc->nbuf;
  757. info->prev_nbuf_data_addr = rx_desc->nbuf_data_addr;
  758. rx_desc->nbuf_data_addr = NULL;
  759. }
  760. }
  761. #else
  762. static inline
  763. void dp_rx_desc_alloc_dbg_info(struct dp_rx_desc *rx_desc)
  764. {
  765. }
  766. static inline
  767. void dp_rx_desc_free_dbg_info(struct dp_rx_desc *rx_desc)
  768. {
  769. }
  770. static inline
  771. void dp_rx_desc_update_dbg_info(struct dp_rx_desc *rx_desc,
  772. const char *func_name, uint8_t flag)
  773. {
  774. }
  775. #endif /* RX_DESC_LOGGING */
  776. /**
  777. * dp_rx_add_to_free_desc_list() - Adds to a local free descriptor list
  778. *
  779. * @head: pointer to the head of local free list
  780. * @tail: pointer to the tail of local free list
  781. * @new: new descriptor that is added to the free list
  782. * @func_name: caller func name
  783. *
  784. * Return: void:
  785. */
  786. static inline
  787. void __dp_rx_add_to_free_desc_list(union dp_rx_desc_list_elem_t **head,
  788. union dp_rx_desc_list_elem_t **tail,
  789. struct dp_rx_desc *new, const char *func_name)
  790. {
  791. qdf_assert(head && new);
  792. dp_rx_desc_update_dbg_info(new, func_name, RX_DESC_IN_FREELIST);
  793. new->nbuf = NULL;
  794. new->in_use = 0;
  795. ((union dp_rx_desc_list_elem_t *)new)->next = *head;
  796. *head = (union dp_rx_desc_list_elem_t *)new;
  797. /* reset tail if head->next is NULL */
  798. if (!*tail || !(*head)->next)
  799. *tail = *head;
  800. }
  801. uint8_t dp_rx_process_invalid_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  802. uint8_t mac_id);
  803. void dp_rx_process_invalid_peer_wrapper(struct dp_soc *soc,
  804. qdf_nbuf_t mpdu, bool mpdu_done, uint8_t mac_id);
  805. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  806. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *peer);
  807. void dp_2k_jump_handle(struct dp_soc *soc, qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  808. uint16_t peer_id, uint8_t tid);
  809. #define DP_RX_HEAD_APPEND(head, elem) \
  810. do { \
  811. qdf_nbuf_set_next((elem), (head)); \
  812. (head) = (elem); \
  813. } while (0)
  814. #define DP_RX_LIST_APPEND(head, tail, elem) \
  815. do { \
  816. if (!(head)) { \
  817. (head) = (elem); \
  818. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(head) = 1;\
  819. } else { \
  820. qdf_nbuf_set_next((tail), (elem)); \
  821. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(head)++; \
  822. } \
  823. (tail) = (elem); \
  824. qdf_nbuf_set_next((tail), NULL); \
  825. } while (0)
  826. #define DP_RX_MERGE_TWO_LIST(phead, ptail, chead, ctail) \
  827. do { \
  828. if (!(phead)) { \
  829. (phead) = (chead); \
  830. } else { \
  831. qdf_nbuf_set_next((ptail), (chead)); \
  832. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(phead) += \
  833. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(chead); \
  834. } \
  835. (ptail) = (ctail); \
  836. qdf_nbuf_set_next((ptail), NULL); \
  837. } while (0)
  838. #if defined(QCA_PADDR_CHECK_ON_3TH_PLATFORM)
  839. /*
  840. * on some third-party platform, the memory below 0x2000
  841. * is reserved for target use, so any memory allocated in this
  842. * region should not be used by host
  843. */
  844. #define MAX_RETRY 50
  845. #define DP_PHY_ADDR_RESERVED 0x2000
  846. #elif defined(BUILD_X86)
  847. /*
  848. * in M2M emulation platforms (x86) the memory below 0x50000000
  849. * is reserved for target use, so any memory allocated in this
  850. * region should not be used by host
  851. */
  852. #define MAX_RETRY 100
  853. #define DP_PHY_ADDR_RESERVED 0x50000000
  854. #endif
  855. #if defined(QCA_PADDR_CHECK_ON_3TH_PLATFORM) || defined(BUILD_X86)
  856. /**
  857. * dp_check_paddr() - check if current phy address is valid or not
  858. * @dp_soc: core txrx main context
  859. * @rx_netbuf: skb buffer
  860. * @paddr: physical address
  861. * @rx_desc_pool: struct of rx descriptor pool
  862. * check if the physical address of the nbuf->data is less
  863. * than DP_PHY_ADDR_RESERVED then free the nbuf and try
  864. * allocating new nbuf. We can try for 100 times.
  865. *
  866. * This is a temp WAR till we fix it properly.
  867. *
  868. * Return: success or failure.
  869. */
  870. static inline
  871. int dp_check_paddr(struct dp_soc *dp_soc,
  872. qdf_nbuf_t *rx_netbuf,
  873. qdf_dma_addr_t *paddr,
  874. struct rx_desc_pool *rx_desc_pool)
  875. {
  876. uint32_t nbuf_retry = 0;
  877. int32_t ret;
  878. if (qdf_likely(*paddr > DP_PHY_ADDR_RESERVED))
  879. return QDF_STATUS_SUCCESS;
  880. do {
  881. dp_debug("invalid phy addr 0x%llx, trying again",
  882. (uint64_t)(*paddr));
  883. nbuf_retry++;
  884. if ((*rx_netbuf)) {
  885. /* Not freeing buffer intentionally.
  886. * Observed that same buffer is getting
  887. * re-allocated resulting in longer load time
  888. * WMI init timeout.
  889. * This buffer is anyway not useful so skip it.
  890. *.Add such buffer to invalid list and free
  891. *.them when driver unload.
  892. **/
  893. qdf_nbuf_unmap_nbytes_single(dp_soc->osdev,
  894. *rx_netbuf,
  895. QDF_DMA_FROM_DEVICE,
  896. rx_desc_pool->buf_size);
  897. qdf_nbuf_queue_add(&dp_soc->invalid_buf_queue,
  898. *rx_netbuf);
  899. }
  900. *rx_netbuf = qdf_nbuf_alloc(dp_soc->osdev,
  901. rx_desc_pool->buf_size,
  902. RX_BUFFER_RESERVATION,
  903. rx_desc_pool->buf_alignment,
  904. FALSE);
  905. if (qdf_unlikely(!(*rx_netbuf)))
  906. return QDF_STATUS_E_FAILURE;
  907. ret = qdf_nbuf_map_nbytes_single(dp_soc->osdev,
  908. *rx_netbuf,
  909. QDF_DMA_FROM_DEVICE,
  910. rx_desc_pool->buf_size);
  911. if (qdf_unlikely(ret == QDF_STATUS_E_FAILURE)) {
  912. qdf_nbuf_free(*rx_netbuf);
  913. *rx_netbuf = NULL;
  914. continue;
  915. }
  916. *paddr = qdf_nbuf_get_frag_paddr(*rx_netbuf, 0);
  917. if (qdf_likely(*paddr > DP_PHY_ADDR_RESERVED))
  918. return QDF_STATUS_SUCCESS;
  919. } while (nbuf_retry < MAX_RETRY);
  920. if ((*rx_netbuf)) {
  921. qdf_nbuf_unmap_nbytes_single(dp_soc->osdev,
  922. *rx_netbuf,
  923. QDF_DMA_FROM_DEVICE,
  924. rx_desc_pool->buf_size);
  925. qdf_nbuf_queue_add(&dp_soc->invalid_buf_queue,
  926. *rx_netbuf);
  927. }
  928. return QDF_STATUS_E_FAILURE;
  929. }
  930. #else
  931. static inline
  932. int dp_check_paddr(struct dp_soc *dp_soc,
  933. qdf_nbuf_t *rx_netbuf,
  934. qdf_dma_addr_t *paddr,
  935. struct rx_desc_pool *rx_desc_pool)
  936. {
  937. return QDF_STATUS_SUCCESS;
  938. }
  939. #endif
  940. /**
  941. * dp_rx_cookie_2_link_desc_va() - Converts cookie to a virtual address of
  942. * the MSDU Link Descriptor
  943. * @soc: core txrx main context
  944. * @buf_info: buf_info includes cookie that is used to lookup
  945. * virtual address of link descriptor after deriving the page id
  946. * and the offset or index of the desc on the associatde page.
  947. *
  948. * This is the VA of the link descriptor, that HAL layer later uses to
  949. * retrieve the list of MSDU's for a given MPDU.
  950. *
  951. * Return: void *: Virtual Address of the Rx descriptor
  952. */
  953. static inline
  954. void *dp_rx_cookie_2_link_desc_va(struct dp_soc *soc,
  955. struct hal_buf_info *buf_info)
  956. {
  957. void *link_desc_va;
  958. struct qdf_mem_multi_page_t *pages;
  959. uint16_t page_id = LINK_DESC_COOKIE_PAGE_ID(buf_info->sw_cookie);
  960. pages = &soc->link_desc_pages;
  961. if (!pages)
  962. return NULL;
  963. if (qdf_unlikely(page_id >= pages->num_pages))
  964. return NULL;
  965. link_desc_va = pages->dma_pages[page_id].page_v_addr_start +
  966. (buf_info->paddr - pages->dma_pages[page_id].page_p_addr);
  967. return link_desc_va;
  968. }
  969. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  970. #ifdef DISABLE_EAPOL_INTRABSS_FWD
  971. #ifdef WLAN_FEATURE_11BE_MLO
  972. static inline bool dp_nbuf_dst_addr_is_mld_addr(struct dp_vdev *vdev,
  973. qdf_nbuf_t nbuf)
  974. {
  975. struct qdf_mac_addr *self_mld_mac_addr =
  976. (struct qdf_mac_addr *)vdev->mld_mac_addr.raw;
  977. return qdf_is_macaddr_equal(self_mld_mac_addr,
  978. (struct qdf_mac_addr *)qdf_nbuf_data(nbuf) +
  979. QDF_NBUF_DEST_MAC_OFFSET);
  980. }
  981. #else
  982. static inline bool dp_nbuf_dst_addr_is_mld_addr(struct dp_vdev *vdev,
  983. qdf_nbuf_t nbuf)
  984. {
  985. return false;
  986. }
  987. #endif
  988. static inline bool dp_nbuf_dst_addr_is_self_addr(struct dp_vdev *vdev,
  989. qdf_nbuf_t nbuf)
  990. {
  991. return qdf_is_macaddr_equal((struct qdf_mac_addr *)vdev->mac_addr.raw,
  992. (struct qdf_mac_addr *)qdf_nbuf_data(nbuf) +
  993. QDF_NBUF_DEST_MAC_OFFSET);
  994. }
  995. /*
  996. * dp_rx_intrabss_eapol_drop_check() - API For EAPOL
  997. * pkt with DA not equal to vdev mac addr, fwd is not allowed.
  998. * @soc: core txrx main context
  999. * @ta_txrx_peer: source peer entry
  1000. * @rx_tlv_hdr: start address of rx tlvs
  1001. * @nbuf: nbuf that has to be intrabss forwarded
  1002. *
  1003. * Return: true if it is forwarded else false
  1004. */
  1005. static inline
  1006. bool dp_rx_intrabss_eapol_drop_check(struct dp_soc *soc,
  1007. struct dp_txrx_peer *ta_txrx_peer,
  1008. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf)
  1009. {
  1010. if (qdf_unlikely(qdf_nbuf_is_ipv4_eapol_pkt(nbuf) &&
  1011. !(dp_nbuf_dst_addr_is_self_addr(ta_txrx_peer->vdev,
  1012. nbuf) ||
  1013. dp_nbuf_dst_addr_is_mld_addr(ta_txrx_peer->vdev,
  1014. nbuf)))) {
  1015. qdf_nbuf_free(nbuf);
  1016. DP_STATS_INC(soc, rx.err.intrabss_eapol_drop, 1);
  1017. return true;
  1018. }
  1019. return false;
  1020. }
  1021. #else /* DISABLE_EAPOL_INTRABSS_FWD */
  1022. static inline
  1023. bool dp_rx_intrabss_eapol_drop_check(struct dp_soc *soc,
  1024. struct dp_txrx_peer *ta_txrx_peer,
  1025. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf)
  1026. {
  1027. return false;
  1028. }
  1029. #endif /* DISABLE_EAPOL_INTRABSS_FWD */
  1030. bool dp_rx_intrabss_mcbc_fwd(struct dp_soc *soc,
  1031. struct dp_txrx_peer *ta_txrx_peer,
  1032. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  1033. struct cdp_tid_rx_stats *tid_stats);
  1034. bool dp_rx_intrabss_ucast_fwd(struct dp_soc *soc,
  1035. struct dp_txrx_peer *ta_txrx_peer,
  1036. uint8_t tx_vdev_id,
  1037. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  1038. struct cdp_tid_rx_stats *tid_stats);
  1039. /**
  1040. * dp_rx_defrag_concat() - Concatenate the fragments
  1041. *
  1042. * @dst: destination pointer to the buffer
  1043. * @src: source pointer from where the fragment payload is to be copied
  1044. *
  1045. * Return: QDF_STATUS
  1046. */
  1047. static inline QDF_STATUS dp_rx_defrag_concat(qdf_nbuf_t dst, qdf_nbuf_t src)
  1048. {
  1049. /*
  1050. * Inside qdf_nbuf_cat, if it is necessary to reallocate dst
  1051. * to provide space for src, the headroom portion is copied from
  1052. * the original dst buffer to the larger new dst buffer.
  1053. * (This is needed, because the headroom of the dst buffer
  1054. * contains the rx desc.)
  1055. */
  1056. if (!qdf_nbuf_cat(dst, src)) {
  1057. /*
  1058. * qdf_nbuf_cat does not free the src memory.
  1059. * Free src nbuf before returning
  1060. * For failure case the caller takes of freeing the nbuf
  1061. */
  1062. qdf_nbuf_free(src);
  1063. return QDF_STATUS_SUCCESS;
  1064. }
  1065. return QDF_STATUS_E_DEFRAG_ERROR;
  1066. }
  1067. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1068. #ifndef FEATURE_WDS
  1069. void dp_rx_da_learn(struct dp_soc *soc, uint8_t *rx_tlv_hdr,
  1070. struct dp_txrx_peer *ta_txrx_peer, qdf_nbuf_t nbuf);
  1071. static inline QDF_STATUS dp_rx_ast_set_active(struct dp_soc *soc, uint16_t sa_idx, bool is_active)
  1072. {
  1073. return QDF_STATUS_SUCCESS;
  1074. }
  1075. static inline void
  1076. dp_rx_wds_srcport_learn(struct dp_soc *soc,
  1077. uint8_t *rx_tlv_hdr,
  1078. struct dp_txrx_peer *txrx_peer,
  1079. qdf_nbuf_t nbuf,
  1080. struct hal_rx_msdu_metadata msdu_metadata)
  1081. {
  1082. }
  1083. #endif
  1084. /*
  1085. * dp_rx_desc_dump() - dump the sw rx descriptor
  1086. *
  1087. * @rx_desc: sw rx descriptor
  1088. */
  1089. static inline void dp_rx_desc_dump(struct dp_rx_desc *rx_desc)
  1090. {
  1091. dp_info("rx_desc->nbuf: %pK, rx_desc->cookie: %d, rx_desc->pool_id: %d, rx_desc->in_use: %d, rx_desc->unmapped: %d",
  1092. rx_desc->nbuf, rx_desc->cookie, rx_desc->pool_id,
  1093. rx_desc->in_use, rx_desc->unmapped);
  1094. }
  1095. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1096. /*
  1097. * check_qwrap_multicast_loopback() - Check if rx packet is a loopback packet.
  1098. * In qwrap mode, packets originated from
  1099. * any vdev should not loopback and
  1100. * should be dropped.
  1101. * @vdev: vdev on which rx packet is received
  1102. * @nbuf: rx pkt
  1103. *
  1104. */
  1105. #if ATH_SUPPORT_WRAP
  1106. static inline bool check_qwrap_multicast_loopback(struct dp_vdev *vdev,
  1107. qdf_nbuf_t nbuf)
  1108. {
  1109. struct dp_vdev *psta_vdev;
  1110. struct dp_pdev *pdev = vdev->pdev;
  1111. uint8_t *data = qdf_nbuf_data(nbuf);
  1112. if (qdf_unlikely(vdev->proxysta_vdev)) {
  1113. /* In qwrap isolation mode, allow loopback packets as all
  1114. * packets go to RootAP and Loopback on the mpsta.
  1115. */
  1116. if (vdev->isolation_vdev)
  1117. return false;
  1118. TAILQ_FOREACH(psta_vdev, &pdev->vdev_list, vdev_list_elem) {
  1119. if (qdf_unlikely(psta_vdev->proxysta_vdev &&
  1120. !qdf_mem_cmp(psta_vdev->mac_addr.raw,
  1121. &data[QDF_MAC_ADDR_SIZE],
  1122. QDF_MAC_ADDR_SIZE))) {
  1123. /* Drop packet if source address is equal to
  1124. * any of the vdev addresses.
  1125. */
  1126. return true;
  1127. }
  1128. }
  1129. }
  1130. return false;
  1131. }
  1132. #else
  1133. static inline bool check_qwrap_multicast_loopback(struct dp_vdev *vdev,
  1134. qdf_nbuf_t nbuf)
  1135. {
  1136. return false;
  1137. }
  1138. #endif
  1139. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1140. #if defined(WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG) ||\
  1141. defined(WLAN_SUPPORT_RX_TAG_STATISTICS) ||\
  1142. defined(WLAN_SUPPORT_RX_FLOW_TAG)
  1143. #include "dp_rx_tag.h"
  1144. #endif
  1145. #if !defined(WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG) &&\
  1146. !defined(WLAN_SUPPORT_RX_FLOW_TAG)
  1147. /**
  1148. * dp_rx_update_protocol_tag() - Reads CCE metadata from the RX MSDU end TLV
  1149. * and set the corresponding tag in QDF packet
  1150. * @soc: core txrx main context
  1151. * @vdev: vdev on which the packet is received
  1152. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1153. * @rx_tlv_hdr: rBbase address where the RX TLVs starts
  1154. * @ring_index: REO ring number, not used for error & monitor ring
  1155. * @is_reo_exception: flag to indicate if rx from REO ring or exception ring
  1156. * @is_update_stats: flag to indicate whether to update stats or not
  1157. * Return: void
  1158. */
  1159. static inline void
  1160. dp_rx_update_protocol_tag(struct dp_soc *soc, struct dp_vdev *vdev,
  1161. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  1162. uint16_t ring_index,
  1163. bool is_reo_exception, bool is_update_stats)
  1164. {
  1165. }
  1166. #endif
  1167. #ifndef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  1168. /**
  1169. * dp_rx_err_cce_drop() - Reads CCE metadata from the RX MSDU end TLV
  1170. * and returns whether cce metadata matches
  1171. * @soc: core txrx main context
  1172. * @vdev: vdev on which the packet is received
  1173. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1174. * @rx_tlv_hdr: rBbase address where the RX TLVs starts
  1175. * Return: bool
  1176. */
  1177. static inline bool
  1178. dp_rx_err_cce_drop(struct dp_soc *soc, struct dp_vdev *vdev,
  1179. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  1180. {
  1181. return false;
  1182. }
  1183. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  1184. #ifndef WLAN_SUPPORT_RX_FLOW_TAG
  1185. /**
  1186. * dp_rx_update_flow_tag() - Reads FSE metadata from the RX MSDU end TLV
  1187. * and set the corresponding tag in QDF packet
  1188. * @soc: core txrx main context
  1189. * @vdev: vdev on which the packet is received
  1190. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1191. * @rx_tlv_hdr: base address where the RX TLVs starts
  1192. * @is_update_stats: flag to indicate whether to update stats or not
  1193. *
  1194. * Return: void
  1195. */
  1196. static inline void
  1197. dp_rx_update_flow_tag(struct dp_soc *soc, struct dp_vdev *vdev,
  1198. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr, bool update_stats)
  1199. {
  1200. }
  1201. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  1202. /*
  1203. * dp_rx_buffers_replenish() - replenish rxdma ring with rx nbufs
  1204. * called during dp rx initialization
  1205. * and at the end of dp_rx_process.
  1206. *
  1207. * @soc: core txrx main context
  1208. * @mac_id: mac_id which is one of 3 mac_ids
  1209. * @dp_rxdma_srng: dp rxdma circular ring
  1210. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1211. * @num_req_buffers: number of buffer to be replenished
  1212. * @desc_list: list of descs if called from dp_rx_process
  1213. * or NULL during dp rx initialization or out of buffer
  1214. * interrupt.
  1215. * @tail: tail of descs list
  1216. * @func_name: name of the caller function
  1217. * Return: return success or failure
  1218. */
  1219. QDF_STATUS __dp_rx_buffers_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  1220. struct dp_srng *dp_rxdma_srng,
  1221. struct rx_desc_pool *rx_desc_pool,
  1222. uint32_t num_req_buffers,
  1223. union dp_rx_desc_list_elem_t **desc_list,
  1224. union dp_rx_desc_list_elem_t **tail,
  1225. const char *func_name);
  1226. /*
  1227. * __dp_rx_buffers_no_map_replenish() - replenish rxdma ring with rx nbufs
  1228. * use direct APIs to get invalidate
  1229. * and get the physical address of the
  1230. * nbuf instead of map api,called during
  1231. * dp rx initialization and at the end
  1232. * of dp_rx_process.
  1233. *
  1234. * @soc: core txrx main context
  1235. * @mac_id: mac_id which is one of 3 mac_ids
  1236. * @dp_rxdma_srng: dp rxdma circular ring
  1237. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1238. * @num_req_buffers: number of buffer to be replenished
  1239. * @desc_list: list of descs if called from dp_rx_process
  1240. * or NULL during dp rx initialization or out of buffer
  1241. * interrupt.
  1242. * @tail: tail of descs list
  1243. * Return: return success or failure
  1244. */
  1245. QDF_STATUS
  1246. __dp_rx_buffers_no_map_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  1247. struct dp_srng *dp_rxdma_srng,
  1248. struct rx_desc_pool *rx_desc_pool,
  1249. uint32_t num_req_buffers,
  1250. union dp_rx_desc_list_elem_t **desc_list,
  1251. union dp_rx_desc_list_elem_t **tail);
  1252. /*
  1253. * __dp_rx_buffers_no_map__lt_replenish() - replenish rxdma ring with rx nbufs
  1254. * use direct APIs to get invalidate
  1255. * and get the physical address of the
  1256. * nbuf instead of map api,called when
  1257. * low threshold interrupt is triggered
  1258. *
  1259. * @soc: core txrx main context
  1260. * @mac_id: mac_id which is one of 3 mac_ids
  1261. * @dp_rxdma_srng: dp rxdma circular ring
  1262. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1263. * Return: return success or failure
  1264. */
  1265. QDF_STATUS
  1266. __dp_rx_buffers_no_map_lt_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  1267. struct dp_srng *dp_rxdma_srng,
  1268. struct rx_desc_pool *rx_desc_pool);
  1269. /*
  1270. * __dp_pdev_rx_buffers_no_map_attach() - replenish rxdma ring with rx nbufs
  1271. * use direct APIs to get invalidate
  1272. * and get the physical address of the
  1273. * nbuf instead of map api,called during
  1274. * dp rx initialization.
  1275. *
  1276. * @soc: core txrx main context
  1277. * @mac_id: mac_id which is one of 3 mac_ids
  1278. * @dp_rxdma_srng: dp rxdma circular ring
  1279. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1280. * @num_req_buffers: number of buffer to be replenished
  1281. * Return: return success or failure
  1282. */
  1283. QDF_STATUS __dp_pdev_rx_buffers_no_map_attach(struct dp_soc *dp_soc,
  1284. uint32_t mac_id,
  1285. struct dp_srng *dp_rxdma_srng,
  1286. struct rx_desc_pool *rx_desc_pool,
  1287. uint32_t num_req_buffers);
  1288. /*
  1289. * dp_pdev_rx_buffers_attach() - replenish rxdma ring with rx nbufs
  1290. * called during dp rx initialization
  1291. *
  1292. * @soc: core txrx main context
  1293. * @mac_id: mac_id which is one of 3 mac_ids
  1294. * @dp_rxdma_srng: dp rxdma circular ring
  1295. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1296. * @num_req_buffers: number of buffer to be replenished
  1297. *
  1298. * Return: return success or failure
  1299. */
  1300. QDF_STATUS
  1301. dp_pdev_rx_buffers_attach(struct dp_soc *dp_soc, uint32_t mac_id,
  1302. struct dp_srng *dp_rxdma_srng,
  1303. struct rx_desc_pool *rx_desc_pool,
  1304. uint32_t num_req_buffers);
  1305. /**
  1306. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  1307. * (WBM), following error handling
  1308. *
  1309. * @soc: core DP main context
  1310. * @buf_addr_info: opaque pointer to the REO error ring descriptor
  1311. * @buf_addr_info: void pointer to the buffer_addr_info
  1312. * @bm_action: put to idle_list or release to msdu_list
  1313. *
  1314. * Return: QDF_STATUS_E_FAILURE for failure else QDF_STATUS_SUCCESS
  1315. */
  1316. QDF_STATUS
  1317. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  1318. uint8_t bm_action);
  1319. /**
  1320. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  1321. * (WBM) by address
  1322. *
  1323. * @soc: core DP main context
  1324. * @link_desc_addr: link descriptor addr
  1325. *
  1326. * Return: QDF_STATUS_E_FAILURE for failure else QDF_STATUS_SUCCESS
  1327. */
  1328. QDF_STATUS
  1329. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  1330. hal_buff_addrinfo_t link_desc_addr,
  1331. uint8_t bm_action);
  1332. /**
  1333. * dp_rxdma_err_process() - RxDMA error processing functionality
  1334. * @soc: core txrx main contex
  1335. * @mac_id: mac id which is one of 3 mac_ids
  1336. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1337. * @quota: No. of units (packets) that can be serviced in one shot.
  1338. *
  1339. * Return: num of buffers processed
  1340. */
  1341. uint32_t
  1342. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  1343. uint32_t mac_id, uint32_t quota);
  1344. void dp_rx_fill_mesh_stats(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1345. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *peer);
  1346. QDF_STATUS dp_rx_filter_mesh_packets(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1347. uint8_t *rx_tlv_hdr);
  1348. int dp_wds_rx_policy_check(uint8_t *rx_tlv_hdr, struct dp_vdev *vdev,
  1349. struct dp_txrx_peer *peer);
  1350. /*
  1351. * dp_rx_dump_info_and_assert() - dump RX Ring info and Rx Desc info
  1352. *
  1353. * @soc: core txrx main context
  1354. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1355. * @ring_desc: opaque pointer to the RX ring descriptor
  1356. * @rx_desc: host rx descriptor
  1357. *
  1358. * Return: void
  1359. */
  1360. void dp_rx_dump_info_and_assert(struct dp_soc *soc,
  1361. hal_ring_handle_t hal_ring_hdl,
  1362. hal_ring_desc_t ring_desc,
  1363. struct dp_rx_desc *rx_desc);
  1364. void dp_rx_compute_delay(struct dp_vdev *vdev, qdf_nbuf_t nbuf);
  1365. #ifdef QCA_PEER_EXT_STATS
  1366. void dp_rx_compute_tid_delay(struct cdp_delay_tid_stats *stats,
  1367. qdf_nbuf_t nbuf);
  1368. #endif /* QCA_PEER_EXT_STATS */
  1369. #ifdef RX_DESC_DEBUG_CHECK
  1370. /**
  1371. * dp_rx_desc_check_magic() - check the magic value in dp_rx_desc
  1372. * @rx_desc: rx descriptor pointer
  1373. *
  1374. * Return: true, if magic is correct, else false.
  1375. */
  1376. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  1377. {
  1378. if (qdf_unlikely(rx_desc->magic != DP_RX_DESC_MAGIC))
  1379. return false;
  1380. rx_desc->magic = 0;
  1381. return true;
  1382. }
  1383. /**
  1384. * dp_rx_desc_prep() - prepare rx desc
  1385. * @rx_desc: rx descriptor pointer to be prepared
  1386. * @nbuf_frag_info_t: struct dp_rx_nbuf_frag_info *
  1387. *
  1388. * Note: assumption is that we are associating a nbuf which is mapped
  1389. *
  1390. * Return: none
  1391. */
  1392. static inline
  1393. void dp_rx_desc_prep(struct dp_rx_desc *rx_desc,
  1394. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1395. {
  1396. rx_desc->magic = DP_RX_DESC_MAGIC;
  1397. rx_desc->nbuf = (nbuf_frag_info_t->virt_addr).nbuf;
  1398. rx_desc->unmapped = 0;
  1399. rx_desc->nbuf_data_addr = (uint8_t *)qdf_nbuf_data(rx_desc->nbuf);
  1400. }
  1401. /**
  1402. * dp_rx_desc_frag_prep() - prepare rx desc
  1403. * @rx_desc: rx descriptor pointer to be prepared
  1404. * @nbuf_frag_info_t: struct dp_rx_nbuf_frag_info *
  1405. *
  1406. * Note: assumption is that we frag address is mapped
  1407. *
  1408. * Return: none
  1409. */
  1410. #ifdef DP_RX_MON_MEM_FRAG
  1411. static inline
  1412. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1413. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1414. {
  1415. rx_desc->magic = DP_RX_DESC_MAGIC;
  1416. rx_desc->rx_buf_start =
  1417. (uint8_t *)((nbuf_frag_info_t->virt_addr).vaddr);
  1418. rx_desc->paddr_buf_start = nbuf_frag_info_t->paddr;
  1419. rx_desc->unmapped = 0;
  1420. }
  1421. #else
  1422. static inline
  1423. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1424. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1425. {
  1426. }
  1427. #endif /* DP_RX_MON_MEM_FRAG */
  1428. /**
  1429. * dp_rx_desc_paddr_sanity_check() - paddr sanity for ring desc vs rx_desc
  1430. * @rx_desc: rx descriptor
  1431. * @ring_paddr: paddr obatined from the ring
  1432. *
  1433. * Returns: QDF_STATUS
  1434. */
  1435. static inline
  1436. bool dp_rx_desc_paddr_sanity_check(struct dp_rx_desc *rx_desc,
  1437. uint64_t ring_paddr)
  1438. {
  1439. return (ring_paddr == qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0));
  1440. }
  1441. #else
  1442. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  1443. {
  1444. return true;
  1445. }
  1446. static inline
  1447. void dp_rx_desc_prep(struct dp_rx_desc *rx_desc,
  1448. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1449. {
  1450. rx_desc->nbuf = (nbuf_frag_info_t->virt_addr).nbuf;
  1451. rx_desc->unmapped = 0;
  1452. }
  1453. #ifdef DP_RX_MON_MEM_FRAG
  1454. static inline
  1455. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1456. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1457. {
  1458. rx_desc->rx_buf_start =
  1459. (uint8_t *)((nbuf_frag_info_t->virt_addr).vaddr);
  1460. rx_desc->paddr_buf_start = nbuf_frag_info_t->paddr;
  1461. rx_desc->unmapped = 0;
  1462. }
  1463. #else
  1464. static inline
  1465. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1466. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1467. {
  1468. }
  1469. #endif /* DP_RX_MON_MEM_FRAG */
  1470. static inline
  1471. bool dp_rx_desc_paddr_sanity_check(struct dp_rx_desc *rx_desc,
  1472. uint64_t ring_paddr)
  1473. {
  1474. return true;
  1475. }
  1476. #endif /* RX_DESC_DEBUG_CHECK */
  1477. void dp_rx_enable_mon_dest_frag(struct rx_desc_pool *rx_desc_pool,
  1478. bool is_mon_dest_desc);
  1479. void dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1480. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *peer,
  1481. uint8_t err_code, uint8_t mac_id);
  1482. #ifndef QCA_MULTIPASS_SUPPORT
  1483. static inline
  1484. bool dp_rx_multipass_process(struct dp_txrx_peer *peer, qdf_nbuf_t nbuf,
  1485. uint8_t tid)
  1486. {
  1487. return false;
  1488. }
  1489. #else
  1490. bool dp_rx_multipass_process(struct dp_txrx_peer *peer, qdf_nbuf_t nbuf,
  1491. uint8_t tid);
  1492. #endif
  1493. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1494. #ifndef WLAN_RX_PKT_CAPTURE_ENH
  1495. static inline
  1496. QDF_STATUS dp_peer_set_rx_capture_enabled(struct dp_pdev *pdev,
  1497. struct dp_peer *peer_handle,
  1498. bool value, uint8_t *mac_addr)
  1499. {
  1500. return QDF_STATUS_SUCCESS;
  1501. }
  1502. #endif
  1503. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1504. /**
  1505. * dp_rx_deliver_to_stack() - deliver pkts to network stack
  1506. * Caller to hold peer refcount and check for valid peer
  1507. * @soc: soc
  1508. * @vdev: vdev
  1509. * @txrx_peer: txrx peer
  1510. * @nbuf_head: skb list head
  1511. * @nbuf_tail: skb list tail
  1512. *
  1513. * Return: QDF_STATUS
  1514. */
  1515. QDF_STATUS dp_rx_deliver_to_stack(struct dp_soc *soc,
  1516. struct dp_vdev *vdev,
  1517. struct dp_txrx_peer *peer,
  1518. qdf_nbuf_t nbuf_head,
  1519. qdf_nbuf_t nbuf_tail);
  1520. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  1521. /**
  1522. * dp_rx_eapol_deliver_to_stack() - deliver pkts to network stack
  1523. * caller to hold peer refcount and check for valid peer
  1524. * @soc: soc
  1525. * @vdev: vdev
  1526. * @peer: peer
  1527. * @nbuf_head: skb list head
  1528. * @nbuf_tail: skb list tail
  1529. *
  1530. * return: QDF_STATUS
  1531. */
  1532. QDF_STATUS dp_rx_eapol_deliver_to_stack(struct dp_soc *soc,
  1533. struct dp_vdev *vdev,
  1534. struct dp_txrx_peer *peer,
  1535. qdf_nbuf_t nbuf_head,
  1536. qdf_nbuf_t nbuf_tail);
  1537. #endif
  1538. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1539. #ifdef QCA_OL_RX_LOCK_LESS_ACCESS
  1540. /*
  1541. * dp_rx_ring_access_start()- Wrapper function to log access start of a hal ring
  1542. * @int_ctx: pointer to DP interrupt context
  1543. * @dp_soc - DP soc structure pointer
  1544. * @hal_ring_hdl - HAL ring handle
  1545. *
  1546. * Return: 0 on success; error on failure
  1547. */
  1548. static inline int
  1549. dp_rx_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *soc,
  1550. hal_ring_handle_t hal_ring_hdl)
  1551. {
  1552. return hal_srng_access_start_unlocked(soc->hal_soc, hal_ring_hdl);
  1553. }
  1554. /*
  1555. * dp_rx_ring_access_end()- Wrapper function to log access end of a hal ring
  1556. * @int_ctx: pointer to DP interrupt context
  1557. * @dp_soc - DP soc structure pointer
  1558. * @hal_ring_hdl - HAL ring handle
  1559. *
  1560. * Return - None
  1561. */
  1562. static inline void
  1563. dp_rx_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *soc,
  1564. hal_ring_handle_t hal_ring_hdl)
  1565. {
  1566. hal_srng_access_end_unlocked(soc->hal_soc, hal_ring_hdl);
  1567. }
  1568. #else
  1569. static inline int
  1570. dp_rx_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *soc,
  1571. hal_ring_handle_t hal_ring_hdl)
  1572. {
  1573. return dp_srng_access_start(int_ctx, soc, hal_ring_hdl);
  1574. }
  1575. static inline void
  1576. dp_rx_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *soc,
  1577. hal_ring_handle_t hal_ring_hdl)
  1578. {
  1579. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  1580. }
  1581. #endif
  1582. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1583. /*
  1584. * dp_rx_wbm_sg_list_reset() - Initialize sg list
  1585. *
  1586. * This api should be called at soc init and afterevery sg processing.
  1587. *@soc: DP SOC handle
  1588. */
  1589. static inline void dp_rx_wbm_sg_list_reset(struct dp_soc *soc)
  1590. {
  1591. if (soc) {
  1592. soc->wbm_sg_param.wbm_is_first_msdu_in_sg = false;
  1593. soc->wbm_sg_param.wbm_sg_nbuf_head = NULL;
  1594. soc->wbm_sg_param.wbm_sg_nbuf_tail = NULL;
  1595. soc->wbm_sg_param.wbm_sg_desc_msdu_len = 0;
  1596. }
  1597. }
  1598. /*
  1599. * dp_rx_wbm_sg_list_deinit() - De-initialize sg list
  1600. *
  1601. * This api should be called in down path, to avoid any leak.
  1602. *@soc: DP SOC handle
  1603. */
  1604. static inline void dp_rx_wbm_sg_list_deinit(struct dp_soc *soc)
  1605. {
  1606. if (soc) {
  1607. if (soc->wbm_sg_param.wbm_sg_nbuf_head)
  1608. qdf_nbuf_list_free(soc->wbm_sg_param.wbm_sg_nbuf_head);
  1609. dp_rx_wbm_sg_list_reset(soc);
  1610. }
  1611. }
  1612. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1613. #ifdef WLAN_FEATURE_RX_PREALLOC_BUFFER_POOL
  1614. #define DP_RX_PROCESS_NBUF(soc, head, tail, ebuf_head, ebuf_tail, rx_desc) \
  1615. do { \
  1616. if (!soc->rx_buff_pool[rx_desc->pool_id].is_initialized) { \
  1617. DP_RX_LIST_APPEND(head, tail, rx_desc->nbuf); \
  1618. break; \
  1619. } \
  1620. DP_RX_LIST_APPEND(ebuf_head, ebuf_tail, rx_desc->nbuf); \
  1621. if (!qdf_nbuf_is_rx_chfrag_cont(rx_desc->nbuf)) { \
  1622. if (!dp_rx_buffer_pool_refill(soc, ebuf_head, \
  1623. rx_desc->pool_id)) \
  1624. DP_RX_MERGE_TWO_LIST(head, tail, \
  1625. ebuf_head, ebuf_tail);\
  1626. ebuf_head = NULL; \
  1627. ebuf_tail = NULL; \
  1628. } \
  1629. } while (0)
  1630. #else
  1631. #define DP_RX_PROCESS_NBUF(soc, head, tail, ebuf_head, ebuf_tail, rx_desc) \
  1632. DP_RX_LIST_APPEND(head, tail, rx_desc->nbuf)
  1633. #endif /* WLAN_FEATURE_RX_PREALLOC_BUFFER_POOL */
  1634. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1635. /*
  1636. * dp_rx_link_desc_refill_duplicate_check() - check if link desc duplicate
  1637. to refill
  1638. * @soc: DP SOC handle
  1639. * @buf_info: the last link desc buf info
  1640. * @ring_buf_info: current buf address pointor including link desc
  1641. *
  1642. * return: none.
  1643. */
  1644. void dp_rx_link_desc_refill_duplicate_check(
  1645. struct dp_soc *soc,
  1646. struct hal_buf_info *buf_info,
  1647. hal_buff_addrinfo_t ring_buf_info);
  1648. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  1649. /**
  1650. * dp_rx_deliver_to_pkt_capture() - deliver rx packet to packet capture
  1651. * @soc : dp_soc handle
  1652. * @pdev: dp_pdev handle
  1653. * @peer_id: peer_id of the peer for which completion came
  1654. * @ppdu_id: ppdu_id
  1655. * @netbuf: Buffer pointer
  1656. *
  1657. * This function is used to deliver rx packet to packet capture
  1658. */
  1659. void dp_rx_deliver_to_pkt_capture(struct dp_soc *soc, struct dp_pdev *pdev,
  1660. uint16_t peer_id, uint32_t is_offload,
  1661. qdf_nbuf_t netbuf);
  1662. void dp_rx_deliver_to_pkt_capture_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1663. uint32_t is_offload);
  1664. #else
  1665. static inline void
  1666. dp_rx_deliver_to_pkt_capture(struct dp_soc *soc, struct dp_pdev *pdev,
  1667. uint16_t peer_id, uint32_t is_offload,
  1668. qdf_nbuf_t netbuf)
  1669. {
  1670. }
  1671. static inline void
  1672. dp_rx_deliver_to_pkt_capture_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1673. uint32_t is_offload)
  1674. {
  1675. }
  1676. #endif
  1677. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1678. #ifdef FEATURE_MEC
  1679. /**
  1680. * dp_rx_mcast_echo_check() - check if the mcast pkt is a loop
  1681. * back on same vap or a different vap.
  1682. * @soc: core DP main context
  1683. * @peer: dp peer handler
  1684. * @rx_tlv_hdr: start of the rx TLV header
  1685. * @nbuf: pkt buffer
  1686. *
  1687. * Return: bool (true if it is a looped back pkt else false)
  1688. *
  1689. */
  1690. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  1691. struct dp_txrx_peer *peer,
  1692. uint8_t *rx_tlv_hdr,
  1693. qdf_nbuf_t nbuf);
  1694. #else
  1695. static inline bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  1696. struct dp_txrx_peer *peer,
  1697. uint8_t *rx_tlv_hdr,
  1698. qdf_nbuf_t nbuf)
  1699. {
  1700. return false;
  1701. }
  1702. #endif /* FEATURE_MEC */
  1703. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1704. #ifdef RECEIVE_OFFLOAD
  1705. void dp_rx_fill_gro_info(struct dp_soc *soc, uint8_t *rx_tlv,
  1706. qdf_nbuf_t msdu, uint32_t *rx_ol_pkt_cnt);
  1707. #else
  1708. static inline
  1709. void dp_rx_fill_gro_info(struct dp_soc *soc, uint8_t *rx_tlv,
  1710. qdf_nbuf_t msdu, uint32_t *rx_ol_pkt_cnt)
  1711. {
  1712. }
  1713. #endif
  1714. void dp_rx_msdu_stats_update(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1715. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *peer,
  1716. uint8_t ring_id,
  1717. struct cdp_tid_rx_stats *tid_stats);
  1718. void dp_rx_deliver_to_stack_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1719. uint32_t dp_rx_srng_get_num_pending(hal_soc_handle_t hal_soc,
  1720. hal_ring_handle_t hal_ring_hdl,
  1721. uint32_t num_entries,
  1722. bool *near_full);
  1723. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1724. void dp_rx_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  1725. hal_ring_desc_t ring_desc);
  1726. #else
  1727. static inline void
  1728. dp_rx_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  1729. hal_ring_desc_t ring_desc)
  1730. {
  1731. }
  1732. #endif
  1733. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1734. #ifdef RX_DESC_SANITY_WAR
  1735. QDF_STATUS dp_rx_desc_sanity(struct dp_soc *soc, hal_soc_handle_t hal_soc,
  1736. hal_ring_handle_t hal_ring_hdl,
  1737. hal_ring_desc_t ring_desc,
  1738. struct dp_rx_desc *rx_desc);
  1739. #else
  1740. static inline
  1741. QDF_STATUS dp_rx_desc_sanity(struct dp_soc *soc, hal_soc_handle_t hal_soc,
  1742. hal_ring_handle_t hal_ring_hdl,
  1743. hal_ring_desc_t ring_desc,
  1744. struct dp_rx_desc *rx_desc)
  1745. {
  1746. return QDF_STATUS_SUCCESS;
  1747. }
  1748. #endif
  1749. #ifdef DP_RX_DROP_RAW_FRM
  1750. bool dp_rx_is_raw_frame_dropped(qdf_nbuf_t nbuf);
  1751. #else
  1752. static inline
  1753. bool dp_rx_is_raw_frame_dropped(qdf_nbuf_t nbuf)
  1754. {
  1755. return false;
  1756. }
  1757. #endif
  1758. #ifdef RX_DESC_DEBUG_CHECK
  1759. QDF_STATUS dp_rx_desc_nbuf_sanity_check(struct dp_soc *soc,
  1760. hal_ring_desc_t ring_desc,
  1761. struct dp_rx_desc *rx_desc);
  1762. #else
  1763. static inline
  1764. QDF_STATUS dp_rx_desc_nbuf_sanity_check(struct dp_soc *soc,
  1765. hal_ring_desc_t ring_desc,
  1766. struct dp_rx_desc *rx_desc)
  1767. {
  1768. return QDF_STATUS_SUCCESS;
  1769. }
  1770. #endif
  1771. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  1772. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1773. #else
  1774. static inline
  1775. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf)
  1776. {
  1777. }
  1778. #endif
  1779. /**
  1780. * dp_rx_cksum_offload() - set the nbuf checksum as defined by hardware.
  1781. * @nbuf: pointer to the first msdu of an amsdu.
  1782. * @rx_tlv_hdr: pointer to the start of RX TLV headers.
  1783. *
  1784. * The ipsumed field of the skb is set based on whether HW validated the
  1785. * IP/TCP/UDP checksum.
  1786. *
  1787. * Return: void
  1788. */
  1789. static inline
  1790. void dp_rx_cksum_offload(struct dp_pdev *pdev,
  1791. qdf_nbuf_t nbuf,
  1792. uint8_t *rx_tlv_hdr)
  1793. {
  1794. qdf_nbuf_rx_cksum_t cksum = {0};
  1795. //TODO - Move this to ring desc api
  1796. //HAL_RX_MSDU_DESC_IP_CHKSUM_FAIL_GET
  1797. //HAL_RX_MSDU_DESC_TCP_UDP_CHKSUM_FAIL_GET
  1798. uint32_t ip_csum_err, tcp_udp_csum_er;
  1799. hal_rx_tlv_csum_err_get(pdev->soc->hal_soc, rx_tlv_hdr, &ip_csum_err,
  1800. &tcp_udp_csum_er);
  1801. if (qdf_likely(!ip_csum_err && !tcp_udp_csum_er)) {
  1802. cksum.l4_result = QDF_NBUF_RX_CKSUM_TCP_UDP_UNNECESSARY;
  1803. qdf_nbuf_set_rx_cksum(nbuf, &cksum);
  1804. } else {
  1805. DP_STATS_INCC(pdev, err.ip_csum_err, 1, ip_csum_err);
  1806. DP_STATS_INCC(pdev, err.tcp_udp_csum_err, 1, tcp_udp_csum_er);
  1807. }
  1808. }
  1809. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1810. #ifdef WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT
  1811. static inline
  1812. bool dp_rx_reap_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped,
  1813. int max_reap_limit)
  1814. {
  1815. bool limit_hit = false;
  1816. limit_hit =
  1817. (num_reaped >= max_reap_limit) ? true : false;
  1818. if (limit_hit)
  1819. DP_STATS_INC(soc, rx.reap_loop_pkt_limit_hit, 1)
  1820. return limit_hit;
  1821. }
  1822. static inline
  1823. bool dp_rx_enable_eol_data_check(struct dp_soc *soc)
  1824. {
  1825. return soc->wlan_cfg_ctx->rx_enable_eol_data_check;
  1826. }
  1827. static inline int dp_rx_get_loop_pkt_limit(struct dp_soc *soc)
  1828. {
  1829. struct wlan_cfg_dp_soc_ctxt *cfg = soc->wlan_cfg_ctx;
  1830. return cfg->rx_reap_loop_pkt_limit;
  1831. }
  1832. #else
  1833. static inline
  1834. bool dp_rx_reap_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped,
  1835. int max_reap_limit)
  1836. {
  1837. return false;
  1838. }
  1839. static inline
  1840. bool dp_rx_enable_eol_data_check(struct dp_soc *soc)
  1841. {
  1842. return false;
  1843. }
  1844. static inline int dp_rx_get_loop_pkt_limit(struct dp_soc *soc)
  1845. {
  1846. return 0;
  1847. }
  1848. #endif /* WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT */
  1849. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1850. #ifdef QCA_SUPPORT_WDS_EXTENDED
  1851. /**
  1852. * dp_rx_is_list_ready() - Make different lists for 4-address
  1853. and 3-address frames
  1854. * @nbuf_head: skb list head
  1855. * @vdev: vdev
  1856. * @txrx_peer : txrx_peer
  1857. * @peer_id: peer id of new received frame
  1858. * @vdev_id: vdev_id of new received frame
  1859. *
  1860. * Return: true if peer_ids are different.
  1861. */
  1862. static inline bool
  1863. dp_rx_is_list_ready(qdf_nbuf_t nbuf_head,
  1864. struct dp_vdev *vdev,
  1865. struct dp_txrx_peer *txrx_peer,
  1866. uint16_t peer_id,
  1867. uint8_t vdev_id)
  1868. {
  1869. if (nbuf_head && txrx_peer && txrx_peer->peer_id != peer_id)
  1870. return true;
  1871. return false;
  1872. }
  1873. #else
  1874. static inline bool
  1875. dp_rx_is_list_ready(qdf_nbuf_t nbuf_head,
  1876. struct dp_vdev *vdev,
  1877. struct dp_txrx_peer *txrx_peer,
  1878. uint16_t peer_id,
  1879. uint8_t vdev_id)
  1880. {
  1881. if (nbuf_head && vdev && (vdev->vdev_id != vdev_id))
  1882. return true;
  1883. return false;
  1884. }
  1885. #endif
  1886. #ifdef WLAN_FEATURE_MARK_FIRST_WAKEUP_PACKET
  1887. /**
  1888. * dp_rx_mark_first_packet_after_wow_wakeup - get first packet after wow wakeup
  1889. * @pdev: pointer to dp_pdev structure
  1890. * @rx_tlv: pointer to rx_pkt_tlvs structure
  1891. * @nbuf: pointer to skb buffer
  1892. *
  1893. * Return: None
  1894. */
  1895. void dp_rx_mark_first_packet_after_wow_wakeup(struct dp_pdev *pdev,
  1896. uint8_t *rx_tlv,
  1897. qdf_nbuf_t nbuf);
  1898. #else
  1899. static inline void
  1900. dp_rx_mark_first_packet_after_wow_wakeup(struct dp_pdev *pdev,
  1901. uint8_t *rx_tlv,
  1902. qdf_nbuf_t nbuf)
  1903. {
  1904. }
  1905. #endif
  1906. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  1907. static inline uint8_t
  1908. dp_rx_get_defrag_bm_id(struct dp_soc *soc)
  1909. {
  1910. return DP_DEFRAG_RBM(soc->wbm_sw0_bm_id);
  1911. }
  1912. static inline uint8_t
  1913. dp_rx_get_rx_bm_id(struct dp_soc *soc)
  1914. {
  1915. return DP_WBM2SW_RBM(soc->wbm_sw0_bm_id);
  1916. }
  1917. #else
  1918. static inline uint8_t
  1919. dp_rx_get_rx_bm_id(struct dp_soc *soc)
  1920. {
  1921. struct wlan_cfg_dp_soc_ctxt *cfg_ctx = soc->wlan_cfg_ctx;
  1922. uint8_t wbm2_sw_rx_rel_ring_id;
  1923. wbm2_sw_rx_rel_ring_id = wlan_cfg_get_rx_rel_ring_id(cfg_ctx);
  1924. return HAL_RX_BUF_RBM_SW_BM(soc->wbm_sw0_bm_id,
  1925. wbm2_sw_rx_rel_ring_id);
  1926. }
  1927. static inline uint8_t
  1928. dp_rx_get_defrag_bm_id(struct dp_soc *soc)
  1929. {
  1930. return dp_rx_get_rx_bm_id(soc);
  1931. }
  1932. #endif
  1933. static inline uint16_t
  1934. dp_rx_peer_metadata_peer_id_get(struct dp_soc *soc, uint32_t peer_metadata)
  1935. {
  1936. return soc->arch_ops.dp_rx_peer_metadata_peer_id_get(soc,
  1937. peer_metadata);
  1938. }
  1939. /**
  1940. * dp_rx_desc_pool_init_generic() - Generic Rx descriptors initialization
  1941. * @soc: SOC handle
  1942. * @rx_desc_pool: pointer to RX descriptor pool
  1943. * @pool_id: pool ID
  1944. *
  1945. * Return: None
  1946. */
  1947. QDF_STATUS dp_rx_desc_pool_init_generic(struct dp_soc *soc,
  1948. struct rx_desc_pool *rx_desc_pool,
  1949. uint32_t pool_id);
  1950. void dp_rx_desc_pool_deinit_generic(struct dp_soc *soc,
  1951. struct rx_desc_pool *rx_desc_pool,
  1952. uint32_t pool_id);
  1953. /**
  1954. * dp_rx_pkt_tracepoints_enabled() - Get the state of rx pkt tracepoint
  1955. *
  1956. * Return: True if any rx pkt tracepoint is enabled else false
  1957. */
  1958. static inline
  1959. bool dp_rx_pkt_tracepoints_enabled(void)
  1960. {
  1961. return (qdf_trace_dp_rx_tcp_pkt_enabled() ||
  1962. qdf_trace_dp_rx_udp_pkt_enabled() ||
  1963. qdf_trace_dp_rx_pkt_enabled());
  1964. }
  1965. #if defined(QCA_DP_RX_NBUF_NO_MAP_UNMAP) && !defined(BUILD_X86)
  1966. static inline
  1967. QDF_STATUS dp_pdev_rx_buffers_attach_simple(struct dp_soc *soc, uint32_t mac_id,
  1968. struct dp_srng *rxdma_srng,
  1969. struct rx_desc_pool *rx_desc_pool,
  1970. uint32_t num_req_buffers)
  1971. {
  1972. return __dp_pdev_rx_buffers_no_map_attach(soc, mac_id,
  1973. rxdma_srng,
  1974. rx_desc_pool,
  1975. num_req_buffers);
  1976. }
  1977. static inline
  1978. void dp_rx_buffers_replenish_simple(struct dp_soc *soc, uint32_t mac_id,
  1979. struct dp_srng *rxdma_srng,
  1980. struct rx_desc_pool *rx_desc_pool,
  1981. uint32_t num_req_buffers,
  1982. union dp_rx_desc_list_elem_t **desc_list,
  1983. union dp_rx_desc_list_elem_t **tail)
  1984. {
  1985. __dp_rx_buffers_no_map_replenish(soc, mac_id, rxdma_srng, rx_desc_pool,
  1986. num_req_buffers, desc_list, tail);
  1987. }
  1988. static inline
  1989. void dp_rx_buffers_lt_replenish_simple(struct dp_soc *soc, uint32_t mac_id,
  1990. struct dp_srng *rxdma_srng,
  1991. struct rx_desc_pool *rx_desc_pool,
  1992. uint32_t num_req_buffers,
  1993. union dp_rx_desc_list_elem_t **desc_list,
  1994. union dp_rx_desc_list_elem_t **tail)
  1995. {
  1996. __dp_rx_buffers_no_map_lt_replenish(soc, mac_id, rxdma_srng,
  1997. rx_desc_pool);
  1998. }
  1999. static inline
  2000. qdf_dma_addr_t dp_rx_nbuf_sync_no_dsb(struct dp_soc *dp_soc,
  2001. qdf_nbuf_t nbuf,
  2002. uint32_t buf_size)
  2003. {
  2004. qdf_nbuf_dma_inv_range_no_dsb((void *)nbuf->data,
  2005. (void *)(nbuf->data + buf_size));
  2006. return (qdf_dma_addr_t)qdf_mem_virt_to_phys(nbuf->data);
  2007. }
  2008. static inline
  2009. qdf_dma_addr_t dp_rx_nbuf_sync(struct dp_soc *dp_soc,
  2010. qdf_nbuf_t nbuf,
  2011. uint32_t buf_size)
  2012. {
  2013. qdf_nbuf_dma_inv_range((void *)nbuf->data,
  2014. (void *)(nbuf->data + buf_size));
  2015. return (qdf_dma_addr_t)qdf_mem_virt_to_phys(nbuf->data);
  2016. }
  2017. #if !defined(SPECULATIVE_READ_DISABLED)
  2018. static inline
  2019. void dp_rx_nbuf_unmap(struct dp_soc *soc,
  2020. struct dp_rx_desc *rx_desc,
  2021. uint8_t reo_ring_num)
  2022. {
  2023. struct rx_desc_pool *rx_desc_pool;
  2024. qdf_nbuf_t nbuf;
  2025. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2026. nbuf = rx_desc->nbuf;
  2027. qdf_nbuf_dma_inv_range((void *)nbuf->data,
  2028. (void *)(nbuf->data + rx_desc_pool->buf_size));
  2029. }
  2030. static inline
  2031. void dp_rx_nbuf_unmap_pool(struct dp_soc *soc,
  2032. struct rx_desc_pool *rx_desc_pool,
  2033. qdf_nbuf_t nbuf)
  2034. {
  2035. qdf_nbuf_dma_inv_range((void *)nbuf->data,
  2036. (void *)(nbuf->data + rx_desc_pool->buf_size));
  2037. }
  2038. #else
  2039. static inline
  2040. void dp_rx_nbuf_unmap(struct dp_soc *soc,
  2041. struct dp_rx_desc *rx_desc,
  2042. uint8_t reo_ring_num)
  2043. {
  2044. }
  2045. static inline
  2046. void dp_rx_nbuf_unmap_pool(struct dp_soc *soc,
  2047. struct rx_desc_pool *rx_desc_pool,
  2048. qdf_nbuf_t nbuf)
  2049. {
  2050. }
  2051. #endif
  2052. static inline
  2053. void dp_rx_per_core_stats_update(struct dp_soc *soc, uint8_t ring_id,
  2054. uint32_t bufs_reaped)
  2055. {
  2056. }
  2057. static inline
  2058. qdf_nbuf_t dp_rx_nbuf_alloc(struct dp_soc *soc,
  2059. struct rx_desc_pool *rx_desc_pool)
  2060. {
  2061. return qdf_nbuf_alloc_simple(soc->osdev, rx_desc_pool->buf_size);
  2062. }
  2063. static inline
  2064. void dp_rx_nbuf_free(qdf_nbuf_t nbuf)
  2065. {
  2066. qdf_nbuf_free_simple(nbuf);
  2067. }
  2068. #else
  2069. static inline
  2070. QDF_STATUS dp_pdev_rx_buffers_attach_simple(struct dp_soc *soc, uint32_t mac_id,
  2071. struct dp_srng *rxdma_srng,
  2072. struct rx_desc_pool *rx_desc_pool,
  2073. uint32_t num_req_buffers)
  2074. {
  2075. return dp_pdev_rx_buffers_attach(soc, mac_id,
  2076. rxdma_srng,
  2077. rx_desc_pool,
  2078. num_req_buffers);
  2079. }
  2080. static inline
  2081. void dp_rx_buffers_replenish_simple(struct dp_soc *soc, uint32_t mac_id,
  2082. struct dp_srng *rxdma_srng,
  2083. struct rx_desc_pool *rx_desc_pool,
  2084. uint32_t num_req_buffers,
  2085. union dp_rx_desc_list_elem_t **desc_list,
  2086. union dp_rx_desc_list_elem_t **tail)
  2087. {
  2088. dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool,
  2089. num_req_buffers, desc_list, tail);
  2090. }
  2091. static inline
  2092. void dp_rx_buffers_lt_replenish_simple(struct dp_soc *soc, uint32_t mac_id,
  2093. struct dp_srng *rxdma_srng,
  2094. struct rx_desc_pool *rx_desc_pool,
  2095. uint32_t num_req_buffers,
  2096. union dp_rx_desc_list_elem_t **desc_list,
  2097. union dp_rx_desc_list_elem_t **tail)
  2098. {
  2099. dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool,
  2100. num_req_buffers, desc_list, tail);
  2101. }
  2102. static inline
  2103. qdf_dma_addr_t dp_rx_nbuf_sync_no_dsb(struct dp_soc *dp_soc,
  2104. qdf_nbuf_t nbuf,
  2105. uint32_t buf_size)
  2106. {
  2107. return (qdf_dma_addr_t)NULL;
  2108. }
  2109. static inline
  2110. qdf_dma_addr_t dp_rx_nbuf_sync(struct dp_soc *dp_soc,
  2111. qdf_nbuf_t nbuf,
  2112. uint32_t buf_size)
  2113. {
  2114. return (qdf_dma_addr_t)NULL;
  2115. }
  2116. static inline
  2117. void dp_rx_nbuf_unmap(struct dp_soc *soc,
  2118. struct dp_rx_desc *rx_desc,
  2119. uint8_t reo_ring_num)
  2120. {
  2121. struct rx_desc_pool *rx_desc_pool;
  2122. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2123. dp_ipa_reo_ctx_buf_mapping_lock(soc, reo_ring_num);
  2124. dp_ipa_handle_rx_buf_smmu_mapping(soc, rx_desc->nbuf,
  2125. rx_desc_pool->buf_size,
  2126. false);
  2127. qdf_nbuf_unmap_nbytes_single(soc->osdev, rx_desc->nbuf,
  2128. QDF_DMA_FROM_DEVICE,
  2129. rx_desc_pool->buf_size);
  2130. dp_ipa_reo_ctx_buf_mapping_unlock(soc, reo_ring_num);
  2131. }
  2132. static inline
  2133. void dp_rx_nbuf_unmap_pool(struct dp_soc *soc,
  2134. struct rx_desc_pool *rx_desc_pool,
  2135. qdf_nbuf_t nbuf)
  2136. {
  2137. dp_ipa_handle_rx_buf_smmu_mapping(soc, nbuf, rx_desc_pool->buf_size,
  2138. false);
  2139. qdf_nbuf_unmap_nbytes_single(soc->osdev, nbuf, QDF_DMA_FROM_DEVICE,
  2140. rx_desc_pool->buf_size);
  2141. }
  2142. static inline
  2143. void dp_rx_per_core_stats_update(struct dp_soc *soc, uint8_t ring_id,
  2144. uint32_t bufs_reaped)
  2145. {
  2146. DP_STATS_INC(soc,
  2147. rx.ring_packets[smp_processor_id()][ring_id], bufs_reaped);
  2148. }
  2149. static inline
  2150. qdf_nbuf_t dp_rx_nbuf_alloc(struct dp_soc *soc,
  2151. struct rx_desc_pool *rx_desc_pool)
  2152. {
  2153. return qdf_nbuf_alloc(soc->osdev, rx_desc_pool->buf_size,
  2154. RX_BUFFER_RESERVATION,
  2155. rx_desc_pool->buf_alignment, FALSE);
  2156. }
  2157. static inline
  2158. void dp_rx_nbuf_free(qdf_nbuf_t nbuf)
  2159. {
  2160. qdf_nbuf_free(nbuf);
  2161. }
  2162. #endif
  2163. /**
  2164. * dp_rx_get_txrx_peer_and_vdev() - Get txrx peer and vdev from peer id
  2165. * @nbuf : pointer to the first msdu of an amsdu.
  2166. * @peer_id : Peer id of the peer
  2167. * @txrx_ref_handle : Buffer to save the handle for txrx peer's reference
  2168. * @pkt_capture_offload : Flag indicating if pkt capture offload is needed
  2169. * @vdev : Buffer to hold pointer to vdev
  2170. * @rx_pdev : Buffer to hold pointer to rx pdev
  2171. * @dsf : delay stats flag
  2172. * @old_tid : Old tid
  2173. *
  2174. * Get txrx peer and vdev from peer id
  2175. *
  2176. * Return: Pointer to txrx peer
  2177. */
  2178. static inline struct dp_txrx_peer *
  2179. dp_rx_get_txrx_peer_and_vdev(struct dp_soc *soc,
  2180. qdf_nbuf_t nbuf,
  2181. uint16_t peer_id,
  2182. dp_txrx_ref_handle *txrx_ref_handle,
  2183. bool pkt_capture_offload,
  2184. struct dp_vdev **vdev,
  2185. struct dp_pdev **rx_pdev,
  2186. uint32_t *dsf,
  2187. uint32_t *old_tid)
  2188. {
  2189. struct dp_txrx_peer *txrx_peer = NULL;
  2190. txrx_peer = dp_txrx_peer_get_ref_by_id(soc, peer_id, txrx_ref_handle,
  2191. DP_MOD_ID_RX);
  2192. if (qdf_likely(txrx_peer)) {
  2193. *vdev = txrx_peer->vdev;
  2194. } else {
  2195. nbuf->next = NULL;
  2196. dp_rx_deliver_to_pkt_capture_no_peer(soc, nbuf,
  2197. pkt_capture_offload);
  2198. if (!pkt_capture_offload)
  2199. dp_rx_deliver_to_stack_no_peer(soc, nbuf);
  2200. goto end;
  2201. }
  2202. if (qdf_unlikely(!(*vdev))) {
  2203. qdf_nbuf_free(nbuf);
  2204. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  2205. goto end;
  2206. }
  2207. *rx_pdev = (*vdev)->pdev;
  2208. *dsf = (*rx_pdev)->delay_stats_flag;
  2209. *old_tid = 0xff;
  2210. end:
  2211. return txrx_peer;
  2212. }
  2213. static inline QDF_STATUS
  2214. dp_peer_rx_reorder_queue_setup(struct dp_soc *soc, struct dp_peer *peer,
  2215. int tid, uint32_t ba_window_size)
  2216. {
  2217. return soc->arch_ops.dp_peer_rx_reorder_queue_setup(soc,
  2218. peer, tid,
  2219. ba_window_size);
  2220. }
  2221. #endif /* _DP_RX_H */