hal_be_rx_tlv.h 69 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #ifndef _HAL_BE_RX_TLV_H_
  20. #define _HAL_BE_RX_TLV_H_
  21. #include "hal_api_mon.h"
  22. /*
  23. * Structures & Macros to obtain fields from the TLV's in the Rx packet
  24. * pre-header.
  25. */
  26. #ifdef CONFIG_4_BYTES_TLV_TAG
  27. #define TLV_TAG_T uint32_t
  28. #else
  29. #define TLV_TAG_T uint64_t
  30. #endif
  31. #define HAL_RX_BE_PKT_HDR_TLV_LEN 112
  32. struct rx_pkt_hdr_tlv {
  33. TLV_TAG_T tag; /* TLV_TAG_T B */
  34. uint64_t phy_ppdu_id; /* 8 B */
  35. char rx_pkt_hdr[HAL_RX_BE_PKT_HDR_TLV_LEN]; /* 112 B */
  36. };
  37. #ifdef CONFIG_WORD_BASED_TLV
  38. #ifndef BIG_ENDIAN_HOST
  39. struct rx_msdu_end_compact {
  40. uint32_t sa_sw_peer_id : 16,
  41. sa_idx_timeout : 1,
  42. da_idx_timeout : 1,
  43. to_ds : 1,
  44. tid : 4,
  45. sa_is_valid : 1,
  46. da_is_valid : 1,
  47. da_is_mcbc : 1,
  48. l3_header_padding : 2,
  49. first_msdu : 1,
  50. last_msdu : 1,
  51. fr_ds : 1,
  52. ip_chksum_fail_copy : 1;
  53. uint32_t sa_idx : 16,
  54. da_idx_or_sw_peer_id : 16;
  55. uint32_t msdu_drop : 1,
  56. reo_destination_indication : 5,
  57. flow_idx : 20,
  58. use_ppe : 1,
  59. mesh_sta : 2,
  60. vlan_ctag_stripped : 1,
  61. vlan_stag_stripped : 1,
  62. fragment_flag : 1;
  63. uint32_t fse_metadata : 32;
  64. uint32_t cce_metadata : 16,
  65. tcp_udp_chksum : 16;
  66. uint32_t aggregation_count : 8,
  67. flow_aggregation_continuation : 1,
  68. fisa_timeout : 1,
  69. tcp_udp_chksum_fail_copy : 1,
  70. msdu_limit_error : 1,
  71. flow_idx_timeout : 1,
  72. flow_idx_invalid : 1,
  73. cce_match : 1,
  74. amsdu_parser_error : 1,
  75. cumulative_ip_length : 16;
  76. uint32_t key_id_octet : 8,
  77. reserved_8a : 24;
  78. uint32_t reserved_9a : 6,
  79. service_code : 9,
  80. priority_valid : 1,
  81. intra_bss : 1,
  82. dest_chip_id : 2,
  83. multicast_echo : 1,
  84. wds_learning_event : 1,
  85. wds_roaming_event : 1,
  86. wds_keep_alive_event : 1,
  87. dest_chip_pmac_id : 1,
  88. reserved_9b : 8;
  89. uint32_t msdu_length : 14,
  90. stbc : 1,
  91. ipsec_esp : 1,
  92. l3_offset : 7,
  93. ipsec_ah : 1,
  94. l4_offset : 8;
  95. uint32_t msdu_number : 8,
  96. decap_format : 2,
  97. ipv4_proto : 1,
  98. ipv6_proto : 1,
  99. tcp_proto : 1,
  100. udp_proto : 1,
  101. ip_frag : 1,
  102. tcp_only_ack : 1,
  103. da_is_bcast_mcast : 1,
  104. toeplitz_hash_sel : 2,
  105. ip_fixed_header_valid : 1,
  106. ip_extn_header_valid : 1,
  107. tcp_udp_header_valid : 1,
  108. mesh_control_present : 1,
  109. ldpc : 1,
  110. ip4_protocol_ip6_next_header : 8;
  111. uint32_t vlan_ctag_ci : 16,
  112. vlan_stag_ci : 16;
  113. uint32_t peer_meta_data : 32;
  114. uint32_t user_rssi : 8,
  115. pkt_type : 4,
  116. sgi : 2,
  117. rate_mcs : 4,
  118. receive_bandwidth : 3,
  119. reception_type : 3,
  120. mimo_ss_bitmap : 7,
  121. msdu_done_copy : 1;
  122. uint32_t flow_id_toeplitz : 32;
  123. uint32_t ppdu_start_timestamp_63_32;
  124. uint32_t sw_phy_meta_data : 32;
  125. uint32_t first_mpdu : 1,
  126. reserved_16a : 1,
  127. mcast_bcast : 1,
  128. ast_index_not_found : 1,
  129. ast_index_timeout : 1,
  130. power_mgmt : 1,
  131. non_qos : 1,
  132. null_data : 1,
  133. mgmt_type : 1,
  134. ctrl_type : 1,
  135. more_data : 1,
  136. eosp : 1,
  137. a_msdu_error : 1,
  138. reserved_16b : 1,
  139. order : 1,
  140. wifi_parser_error : 1,
  141. overflow_err : 1,
  142. msdu_length_err : 1,
  143. tcp_udp_chksum_fail : 1,
  144. ip_chksum_fail : 1,
  145. sa_idx_invalid : 1,
  146. da_idx_invalid : 1,
  147. amsdu_addr_mismatch : 1,
  148. rx_in_tx_decrypt_byp : 1,
  149. encrypt_required : 1,
  150. directed : 1,
  151. buffer_fragment : 1,
  152. mpdu_length_err : 1,
  153. tkip_mic_err : 1,
  154. decrypt_err : 1,
  155. unencrypted_frame_err : 1,
  156. fcs_err : 1;
  157. uint32_t reserved_17a : 10,
  158. decrypt_status_code : 3,
  159. rx_bitmap_not_updated : 1,
  160. reserved_17b : 17,
  161. msdu_done : 1;
  162. };
  163. struct rx_mpdu_start_compact {
  164. uint32_t rx_reo_queue_desc_addr_39_32 : 8,
  165. receive_queue_number : 16,
  166. pre_delim_err_warning : 1,
  167. first_delim_err : 1,
  168. reserved_0 : 6;
  169. uint32_t pn_31_0 : 32;
  170. uint32_t pn_63_32 : 32;
  171. uint32_t pn_95_64 : 32;
  172. uint32_t ast_index : 16,
  173. sw_peer_id : 16;
  174. uint32_t mpdu_frame_control_valid : 1,
  175. mpdu_duration_valid : 1,
  176. mac_addr_ad1_valid : 1,
  177. mac_addr_ad2_valid : 1,
  178. mac_addr_ad3_valid : 1,
  179. mac_addr_ad4_valid : 1,
  180. mpdu_sequence_control_valid : 1,
  181. mpdu_qos_control_valid : 1,
  182. mpdu_ht_control_valid : 1,
  183. frame_encryption_info_valid : 1,
  184. mpdu_fragment_number : 4,
  185. more_fragment_flag : 1,
  186. reserved_7a : 1,
  187. fr_ds : 1,
  188. to_ds : 1,
  189. encrypted : 1,
  190. mpdu_retry : 1,
  191. mpdu_sequence_number : 12;
  192. uint32_t mpdu_frame_control_field : 16,
  193. mpdu_duration_field : 16;
  194. uint32_t mac_addr_ad1_31_0 : 32;
  195. uint32_t mac_addr_ad1_47_32 : 16,
  196. mac_addr_ad2_15_0 : 16;
  197. uint32_t mac_addr_ad2_47_16 : 32;
  198. uint32_t mac_addr_ad3_31_0 : 32;
  199. uint32_t mac_addr_ad3_47_32 : 16,
  200. mpdu_sequence_control_field : 16;
  201. };
  202. #else
  203. struct rx_msdu_end_compact {
  204. uint32_t ip_chksum_fail_copy : 1,
  205. fr_ds : 1,
  206. last_msdu : 1,
  207. first_msdu : 1,
  208. l3_header_padding : 2,
  209. da_is_mcbc : 1,
  210. da_is_valid : 1,
  211. sa_is_valid : 1,
  212. tid : 4,
  213. to_ds : 1,
  214. da_idx_timeout : 1,
  215. sa_idx_timeout : 1,
  216. sa_sw_peer_id : 16;
  217. uint32_t da_idx_or_sw_peer_id : 16,
  218. sa_idx : 16;
  219. uint32_t fragment_flag : 1,
  220. vlan_stag_stripped : 1,
  221. vlan_ctag_stripped : 1,
  222. mesh_sta : 2,
  223. use_ppe : 1,
  224. flow_idx : 20,
  225. reo_destination_indication : 5,
  226. msdu_drop : 1;
  227. uint32_t fse_metadata : 32;
  228. uint32_t tcp_udp_chksum : 16,
  229. cce_metadata : 16;
  230. uint32_t cumulative_ip_length : 16,
  231. amsdu_parser_error : 1,
  232. cce_match : 1,
  233. flow_idx_invalid : 1,
  234. flow_idx_timeout : 1,
  235. msdu_limit_error : 1,
  236. tcp_udp_chksum_fail_copy : 1,
  237. fisa_timeout : 1,
  238. flow_aggregation_continuation : 1,
  239. aggregation_count : 8;
  240. uint32_t reserved_8a : 24,
  241. key_id_octet : 8;
  242. uint32_t reserved_9b : 8,
  243. dest_chip_pmac_id : 1,
  244. wds_keep_alive_event : 1,
  245. wds_roaming_event : 1,
  246. wds_learning_event : 1,
  247. multicast_echo : 1,
  248. dest_chip_id : 2,
  249. intra_bss : 1,
  250. priority_valid : 1,
  251. service_code : 9,
  252. reserved_9a : 6;
  253. uint32_t l4_offset : 8,
  254. ipsec_ah : 1,
  255. l3_offset : 7,
  256. ipsec_esp : 1,
  257. stbc : 1,
  258. msdu_length : 14;
  259. uint32_t ip4_protocol_ip6_next_header : 8,
  260. ldpc : 1,
  261. mesh_control_present : 1,
  262. tcp_udp_header_valid : 1,
  263. ip_extn_header_valid : 1,
  264. ip_fixed_header_valid : 1,
  265. toeplitz_hash_sel : 2,
  266. da_is_bcast_mcast : 1,
  267. tcp_only_ack : 1,
  268. ip_frag : 1,
  269. udp_proto : 1,
  270. tcp_proto : 1,
  271. ipv6_proto : 1,
  272. ipv4_proto : 1,
  273. decap_format : 2,
  274. msdu_number : 8;
  275. uint32_t vlan_stag_ci : 16,
  276. vlan_ctag_ci : 16;
  277. uint32_t peer_meta_data : 32;
  278. uint32_t msdu_done_copy : 1,
  279. mimo_ss_bitmap : 7,
  280. reception_type : 3,
  281. receive_bandwidth : 3,
  282. rate_mcs : 4,
  283. sgi : 2,
  284. pkt_type : 4,
  285. user_rssi : 8;
  286. uint32_t flow_id_toeplitz : 32;
  287. uint32_t ppdu_start_timestamp_63_32;
  288. uint32_t sw_phy_meta_data : 32;
  289. uint32_t fcs_err : 1,
  290. unencrypted_frame_err : 1,
  291. decrypt_err : 1,
  292. tkip_mic_err : 1,
  293. mpdu_length_err : 1,
  294. buffer_fragment : 1,
  295. directed : 1,
  296. encrypt_required : 1,
  297. rx_in_tx_decrypt_byp : 1,
  298. amsdu_addr_mismatch : 1,
  299. da_idx_invalid : 1,
  300. sa_idx_invalid : 1,
  301. ip_chksum_fail : 1,
  302. tcp_udp_chksum_fail : 1,
  303. msdu_length_err : 1,
  304. overflow_err : 1,
  305. wifi_parser_error : 1,
  306. order : 1,
  307. reserved_16b : 1,
  308. a_msdu_error : 1,
  309. eosp : 1,
  310. more_data : 1,
  311. ctrl_type : 1,
  312. mgmt_type : 1,
  313. null_data : 1,
  314. non_qos : 1,
  315. power_mgmt : 1,
  316. ast_index_timeout : 1,
  317. ast_index_not_found : 1,
  318. mcast_bcast : 1,
  319. reserved_16a : 1,
  320. first_mpdu : 1;
  321. uint32_t msdu_done : 1,
  322. reserved_17b : 17,
  323. rx_bitmap_not_updated : 1,
  324. decrypt_status_code : 3,
  325. reserved_17a : 10;
  326. };
  327. struct rx_mpdu_start_compact {
  328. uint32_t reserved_0 : 6,
  329. first_delim_err : 1,
  330. pre_delim_err_warning : 1,
  331. receive_queue_number : 16,
  332. rx_reo_queue_desc_addr_39_32 : 8;
  333. uint32_t pn_31_0 : 32;
  334. uint32_t pn_63_32 : 32;
  335. uint32_t pn_95_64 : 32;
  336. uint32_t sw_peer_id : 16,
  337. ast_index : 16;
  338. uint32_t mpdu_sequence_number : 12,
  339. mpdu_retry : 1,
  340. encrypted : 1,
  341. to_ds : 1,
  342. fr_ds : 1,
  343. reserved_7a : 1,
  344. more_fragment_flag : 1,
  345. mpdu_fragment_number : 4,
  346. frame_encryption_info_valid : 1,
  347. mpdu_ht_control_valid : 1,
  348. mpdu_qos_control_valid : 1,
  349. mpdu_sequence_control_valid : 1,
  350. mac_addr_ad4_valid : 1,
  351. mac_addr_ad3_valid : 1,
  352. mac_addr_ad2_valid : 1,
  353. mac_addr_ad1_valid : 1,
  354. mpdu_duration_valid : 1,
  355. mpdu_frame_control_valid : 1;
  356. uint32_t mpdu_duration_field : 16,
  357. mpdu_frame_control_field : 16;
  358. uint32_t mac_addr_ad1_31_0 : 32;
  359. uint32_t mac_addr_ad2_15_0 : 16,
  360. mac_addr_ad1_47_32 : 16;
  361. uint32_t mac_addr_ad2_47_16 : 32;
  362. uint32_t mac_addr_ad3_31_0 : 32;
  363. uint32_t mpdu_sequence_control_field : 16,
  364. mac_addr_ad3_47_32 : 16;
  365. };
  366. #endif
  367. #define RX_BE_PADDING0_BYTES 4
  368. typedef struct rx_mpdu_start_compact hal_rx_mpdu_start_t;
  369. typedef struct rx_msdu_end_compact hal_rx_msdu_end_t;
  370. struct rx_mpdu_start_tlv {
  371. hal_rx_mpdu_start_t rx_mpdu_start;
  372. };
  373. struct rx_msdu_end_tlv {
  374. TLV_TAG_T tag; /* TLV_TAG_T B */
  375. hal_rx_msdu_end_t rx_msdu_end;
  376. };
  377. struct rx_pkt_tlvs {
  378. struct rx_msdu_end_tlv msdu_end_tlv; /* 80 bytes */
  379. struct rx_mpdu_start_tlv mpdu_start_tlv; /* 48 bytes */
  380. #ifndef NO_RX_PKT_HDR_TLV
  381. struct rx_pkt_hdr_tlv pkt_hdr_tlv; /* 128 bytes */
  382. #endif
  383. };
  384. #define HAL_RX_MSDU_END(_rx_pkt_tlv) \
  385. (((struct rx_pkt_tlvs *)_rx_pkt_tlv)->msdu_end_tlv.rx_msdu_end)
  386. #define HAL_RX_MPDU_START(_rx_pkt_tlv) \
  387. (((struct rx_pkt_tlvs *)_rx_pkt_tlv)->mpdu_start_tlv. \
  388. rx_mpdu_start)
  389. #define HAL_RX_TLV_TID_GET(_rx_pkt_tlv) \
  390. HAL_RX_MSDU_END(_rx_pkt_tlv).tid
  391. #define HAL_RX_TLV_FIRST_MPDU_GET(_rx_pkt_tlv) \
  392. HAL_RX_MSDU_END(_rx_pkt_tlv).first_mpdu
  393. #else /* CONFIG_WORD_BASED_TLV */
  394. typedef struct rx_mpdu_start hal_rx_mpdu_start_t;
  395. typedef struct rx_msdu_end hal_rx_msdu_end_t;
  396. #define RX_BE_PADDING0_BYTES 8
  397. /*
  398. * Each RX descriptor TLV is preceded by sizeof TLV_TAG_T "tag"
  399. */
  400. #ifndef CONFIG_NO_TLV_TAGS
  401. struct rx_mpdu_start_tlv {
  402. TLV_TAG_T tag;
  403. hal_rx_mpdu_start_t rx_mpdu_start;
  404. };
  405. struct rx_msdu_end_tlv {
  406. TLV_TAG_T tag;
  407. hal_rx_msdu_end_t rx_msdu_end;
  408. };
  409. struct rx_pkt_tlvs {
  410. struct rx_msdu_end_tlv msdu_end_tlv; /* 128 + TLV_TAG_T bytes */
  411. uint8_t rx_padding0[RX_BE_PADDING0_BYTES];/* 8 bytes */
  412. struct rx_mpdu_start_tlv mpdu_start_tlv;/* 120 + TLV_TAG_T bytes */
  413. #ifndef NO_RX_PKT_HDR_TLV
  414. struct rx_pkt_hdr_tlv pkt_hdr_tlv; /* 128 bytes */
  415. #endif
  416. };
  417. #else
  418. struct rx_mpdu_start_tlv {
  419. hal_rx_mpdu_start_t rx_mpdu_start;
  420. };
  421. struct rx_msdu_end_tlv {
  422. hal_rx_msdu_end_t rx_msdu_end;
  423. };
  424. struct rx_pkt_tlvs {
  425. struct rx_msdu_end_tlv msdu_end_tlv; /* 128 bytes */
  426. struct rx_mpdu_start_tlv mpdu_start_tlv; /* 120 bytes */
  427. uint8_t rx_padding0[RX_BE_PADDING0_BYTES]; /* 8 bytes */
  428. #ifndef NO_RX_PKT_HDR_TLV
  429. struct rx_pkt_hdr_tlv pkt_hdr_tlv; /* 128 bytes */
  430. #endif
  431. };
  432. #endif /*CONFIG_NO_TLV_TAGS */
  433. #define HAL_RX_MSDU_END(_rx_pkt_tlv) \
  434. (((struct rx_pkt_tlvs *)_rx_pkt_tlv)->msdu_end_tlv.rx_msdu_end)
  435. #define HAL_RX_MPDU_START(_rx_pkt_tlv) \
  436. (((struct rx_pkt_tlvs *)_rx_pkt_tlv)->mpdu_start_tlv. \
  437. rx_mpdu_start.rx_mpdu_info_details)
  438. #define HAL_RX_REO_QUEUE_DESC_ADDR_31_0_GET(_rx_pkt_tlv) \
  439. HAL_RX_MPDU_START(_rx_pkt_tlv).rx_reo_queue_desc_addr_31_0
  440. #define HAL_RX_TLV_AMPDU_FLAG_GET(_rx_pkt_tlv) \
  441. HAL_RX_MPDU_START(_rx_pkt_tlv).ampdu_flag
  442. #define HAL_RX_TLV_MPDU_PN_127_96_GET(_rx_pkt_tlv) \
  443. HAL_RX_MPDU_START(_rx_pkt_tlv).pn_127_96
  444. #define HAL_RX_TLV_TID_GET(_rx_pkt_tlv) \
  445. HAL_RX_MPDU_START(_rx_pkt_tlv).tid
  446. #define HAL_RX_TLV_FIRST_MPDU_GET(_rx_pkt_tlv) \
  447. HAL_RX_MPDU_START(_rx_pkt_tlv).first_mpdu
  448. #define HAL_RX_TLV_L3_TYPE_GET(_rx_pkt_tlv) \
  449. HAL_RX_MSDU_END(_rx_pkt_tlv).l3_type
  450. #define HAL_RX_GET_PPDU_ID(_rx_pkt_tlv) \
  451. HAL_RX_MPDU_START(_rx_pkt_tlv).phy_ppdu_id
  452. #define HAL_RX_TLV_PHY_PPDU_ID_GET(_rx_pkt_tlv) \
  453. HAL_RX_MSDU_END(_rx_pkt_tlv).phy_ppdu_id
  454. #define HAL_RX_GET_FILTER_CATEGORY(_rx_pkt_tlv) \
  455. HAL_RX_MPDU_START(_rx_pkt_tlv).rxpcu_mpdu_filter_in_category
  456. #define HAL_RX_TLV_SW_FRAME_GROUP_ID_GET(_rx_pkt_tlv) \
  457. HAL_RX_MPDU_START(_rx_pkt_tlv).sw_frame_group_id
  458. #endif /* CONFIG_WORD_BASED_TLV */
  459. /**
  460. * struct rx_mon_pkt_tlvs - RX packet data structure for DEST ring in the
  461. * monitor mode.
  462. * @msdu_end_tlv: MSDU end TLV
  463. * @rx_padding0: Padding bytes
  464. * @mpdu_start_tlv: MPDU start TLV
  465. * @pkt_hdr_tlv: 802.11 packet header TLV
  466. */
  467. struct rx_mon_pkt_tlvs {
  468. struct rx_msdu_end_tlv msdu_end_tlv; /* 128B + sizeof(tag) */
  469. uint8_t rx_padding0[RX_BE_PADDING0_BYTES]; /* 8B */
  470. struct rx_mpdu_start_tlv mpdu_start_tlv; /* 120B + sizeof(tag) */
  471. struct rx_pkt_hdr_tlv pkt_hdr_tlv; /* 120B + sizeof(tag) */
  472. };
  473. #define SIZE_OF_DATA_RX_TLV sizeof(struct rx_pkt_tlvs)
  474. #define SIZE_OF_MON_DATA_RX_TLV sizeof(struct rx_mon_pkt_tlvs)
  475. #define RX_PKT_TLVS_LEN SIZE_OF_DATA_RX_TLV
  476. #define MON_RX_PKT_TLVS_LEN SIZE_OF_MON_DATA_RX_TLV
  477. #define RX_PKT_TLV_OFFSET(field) qdf_offsetof(struct rx_pkt_tlvs, field)
  478. #define HAL_RX_TLV_MSDU_DONE_GET(_rx_pkt_tlv) \
  479. HAL_RX_MSDU_END(_rx_pkt_tlv).msdu_done
  480. #define HAL_RX_TLV_DECAP_FORMAT_GET(_rx_pkt_tlv) \
  481. HAL_RX_MSDU_END(_rx_pkt_tlv).decap_format
  482. #ifdef RECEIVE_OFFLOAD
  483. #define HAL_RX_TLV_GET_TCP_PURE_ACK(_rx_pkt_tlv) \
  484. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_only_ack
  485. #define HAL_RX_TLV_GET_TCP_PROTO(_rx_pkt_tlv) \
  486. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_proto
  487. #define HAL_RX_TLV_GET_UDP_PROTO(_rx_pkt_tlv) \
  488. HAL_RX_MSDU_END(_rx_pkt_tlv).udp_proto
  489. #define HAL_RX_TLV_GET_IPV6(_rx_pkt_tlv) \
  490. HAL_RX_MSDU_END(_rx_pkt_tlv).ipv6_proto
  491. #define HAL_RX_TLV_GET_IP_OFFSET(_rx_pkt_tlv) \
  492. HAL_RX_MSDU_END(_rx_pkt_tlv).l3_offset
  493. #define HAL_RX_TLV_GET_TCP_OFFSET(_rx_pkt_tlv) \
  494. HAL_RX_MSDU_END(_rx_pkt_tlv).l4_offset
  495. #endif /* RECEIVE_OFFLOAD */
  496. #define HAL_RX_TLV_GET_FLOW_ID_TOEPLITZ(_rx_pkt_tlv) \
  497. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_id_toeplitz
  498. #define HAL_RX_TLV_MSDU_LEN_GET(_rx_pkt_tlv) \
  499. HAL_RX_MSDU_END(_rx_pkt_tlv).msdu_length
  500. #define HAL_RX_TLV_CCE_MATCH_GET(_rx_pkt_tlv) \
  501. HAL_RX_MSDU_END(_rx_pkt_tlv).cce_match
  502. #define HAL_RX_TLV_BW_GET(_rx_pkt_tlv) \
  503. HAL_RX_MSDU_END(_rx_pkt_tlv).receive_bandwidth
  504. #define HAL_RX_TLV_FLOWID_TOEPLITZ_GET(_rx_pkt_tlv) \
  505. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_id_toeplitz
  506. #define HAL_RX_TLV_SGI_GET(_rx_pkt_tlv) \
  507. HAL_RX_MSDU_END(_rx_pkt_tlv).sgi
  508. #define HAL_RX_TLV_RATE_MCS_GET(_rx_pkt_tlv) \
  509. HAL_RX_MSDU_END(_rx_pkt_tlv).rate_mcs
  510. #define HAL_RX_TLV_DECRYPT_STATUS_GET(_rx_pkt_tlv) \
  511. HAL_RX_MSDU_END(_rx_pkt_tlv).decrypt_status_code
  512. #define HAL_RX_TLV_RSSI_GET(_rx_pkt_tlv) \
  513. HAL_RX_MSDU_END(_rx_pkt_tlv).user_rssi
  514. #define HAL_RX_TLV_FREQ_GET(_rx_pkt_tlv) \
  515. HAL_RX_MSDU_END(_rx_pkt_tlv).sw_phy_meta_data
  516. #define HAL_RX_TLV_PKT_TYPE_GET(_rx_pkt_tlv) \
  517. HAL_RX_MSDU_END(_rx_pkt_tlv).pkt_type
  518. #define HAL_RX_TLV_DECRYPT_ERR_GET(_rx_pkt_tlv) \
  519. HAL_RX_MSDU_END(_rx_pkt_tlv).decrypt_err
  520. #define HAL_RX_TLV_MIC_ERR_GET(_rx_pkt_tlv) \
  521. HAL_RX_MSDU_END(_rx_pkt_tlv).tkip_mic_err
  522. #define HAL_RX_TLV_MIMO_SS_BITMAP(_rx_pkt_tlv)\
  523. HAL_RX_MSDU_END(_rx_pkt_tlv).mimo_ss_bitmap
  524. #define HAL_RX_TLV_ANT_SIGNAL_DB_GET(_rx_pkt_tlv) \
  525. HAL_RX_MSDU_END(_rx_pkt_tlv).user_rssi
  526. #define HAL_RX_TLV_STBC_GET(_rx_pkt_tlv) \
  527. HAL_RX_MSDU_END(_rx_pkt_tlv).stbc
  528. #define HAL_RX_TLV_RECEPTION_TYPE_GET(_rx_pkt_tlv) \
  529. HAL_RX_MSDU_END(_rx_pkt_tlv).reception_type
  530. #define HAL_RX_TLV_IP_CSUM_FAIL_GET(_rx_pkt_tlv) \
  531. HAL_RX_MSDU_END(_rx_pkt_tlv).ip_chksum_fail
  532. #define HAL_RX_TLV_TCP_UDP_CSUM_FAIL_GET(_rx_pkt_tlv) \
  533. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_udp_chksum_fail
  534. #define HAL_RX_TLV_MPDU_LEN_ERR_GET(_rx_pkt_tlv) \
  535. HAL_RX_MSDU_END(_rx_pkt_tlv).mpdu_length_err
  536. #define HAL_RX_TLV_MPDU_FCS_ERR_GET(_rx_pkt_tlv) \
  537. HAL_RX_MSDU_END(_rx_pkt_tlv).fcs_err
  538. #define HAL_RX_TLV_IS_MCAST_GET(_rx_pkt_tlv) \
  539. HAL_RX_MSDU_END(_rx_pkt_tlv).mcast_bcast
  540. #ifdef RECEIVE_OFFLOAD
  541. /*
  542. * LRO information needed from the TLVs
  543. */
  544. #define HAL_RX_TLV_GET_LRO_ELIGIBLE(_rx_pkt_tlv) \
  545. HAL_RX_MSDU_END(_rx_pkt_tlv).lro_eligible
  546. #define HAL_RX_TLV_GET_TCP_ACK(_rx_pkt_tlv) \
  547. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_ack_number
  548. #define HAL_RX_TLV_GET_TCP_SEQ(_rx_pkt_tlv) \
  549. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_seq_number
  550. #define HAL_RX_TLV_GET_TCP_WIN(_rx_pkt_tlv) \
  551. HAL_RX_MSDU_END(_rx_pkt_tlv).window_size
  552. #endif
  553. #define HAL_RX_TLV_L3_TYPE_GET(_rx_pkt_tlv) \
  554. HAL_RX_MSDU_END(_rx_pkt_tlv).l3_type
  555. #ifdef RX_MSDU_END_PEER_META_DATA_OFFSET
  556. #define HAL_RX_TLV_MSDU_PEER_META_DATA_GET(_rx_pkt_tlv) \
  557. HAL_RX_MSDU_END(_rx_pkt_tlv).peer_meta_data
  558. #endif
  559. #define HAL_RX_TLV_PEER_META_DATA_GET(_rx_pkt_tlv) \
  560. HAL_RX_MPDU_START(_rx_pkt_tlv).peer_meta_data
  561. #define HAL_RX_TLV_KEYID_OCTET_GET(_rx_pkt_tlv) \
  562. HAL_RX_MSDU_END(_rx_pkt_tlv).key_id_octet
  563. #define HAL_RX_MPDU_SEQUENCE_NUMBER_GET(_rx_pkt_tlv) \
  564. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_sequence_number
  565. #define HAL_RX_TLV_SA_SW_PEER_ID_GET(_rx_pkt_tlv) \
  566. HAL_RX_MSDU_END(_rx_pkt_tlv).sa_sw_peer_id
  567. #define HAL_RX_TLV_L3_HEADER_PADDING_GET(_rx_pkt_tlv) \
  568. HAL_RX_MSDU_END(_rx_pkt_tlv).l3_header_padding
  569. #define HAL_RX_TLV_SA_IDX_GET(_rx_pkt_tlv) \
  570. HAL_RX_MSDU_END(_rx_pkt_tlv).sa_idx
  571. #define HAL_RX_TLV_DA_IDX_GET(_rx_pkt_tlv) \
  572. HAL_RX_MSDU_END(_rx_pkt_tlv).da_idx_or_sw_peer_id
  573. #define HAL_RX_TLV_FIRST_MSDU_GET(_rx_pkt_tlv) \
  574. HAL_RX_MSDU_END(_rx_pkt_tlv).first_msdu
  575. #define HAL_RX_TLV_LAST_MSDU_GET(_rx_pkt_tlv) \
  576. HAL_RX_MSDU_END(_rx_pkt_tlv).last_msdu
  577. #define HAL_RX_TLV_DA_IS_MCBC_GET(_rx_pkt_tlv) \
  578. HAL_RX_MSDU_END(_rx_pkt_tlv).da_is_mcbc
  579. #define HAL_RX_TLV_IS_TKIP_MIC_ERR_GET(_rx_pkt_tlv) \
  580. HAL_RX_MSDU_END(_rx_pkt_tlv).tkip_mic_err
  581. #define HAL_RX_TLV_SA_IS_VALID_GET(_rx_pkt_tlv) \
  582. HAL_RX_MSDU_END(_rx_pkt_tlv).sa_is_valid
  583. #define HAL_RX_TLV_MPDU_ENCRYPTION_INFO_VALID(_rx_pkt_tlv) \
  584. HAL_RX_MPDU_START(_rx_pkt_tlv).frame_encryption_info_valid
  585. #define HAL_RX_TLV_MPDU_PN_31_0_GET(_rx_pkt_tlv) \
  586. HAL_RX_MPDU_START(_rx_pkt_tlv).pn_31_0
  587. #define HAL_RX_TLV_MPDU_PN_63_32_GET(_rx_pkt_tlv) \
  588. HAL_RX_MPDU_START(_rx_pkt_tlv).pn_63_32
  589. #define HAL_RX_TLV_MPDU_PN_95_64_GET(_rx_pkt_tlv) \
  590. HAL_RX_MPDU_START(_rx_pkt_tlv).pn_95_64
  591. #define HAL_RX_TLV_DA_IS_VALID_GET(_rx_pkt_tlv) \
  592. HAL_RX_MSDU_END(_rx_pkt_tlv).da_is_valid
  593. #define HAL_RX_TLV_MPDU_MAC_ADDR_AD4_VALID_GET(_rx_pkt_tlv) \
  594. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad4_valid
  595. #define HAL_RX_TLV_SW_PEER_ID_GET(_rx_pkt_tlv) \
  596. HAL_RX_MPDU_START(_rx_pkt_tlv).sw_peer_id
  597. #define HAL_RX_TLV_MPDU_GET_TODS(_rx_pkt_tlv) \
  598. HAL_RX_MPDU_START(_rx_pkt_tlv).to_ds
  599. #define HAL_RX_TLV_MPDU_GET_FROMDS(_rx_pkt_tlv) \
  600. HAL_RX_MPDU_START(_rx_pkt_tlv).fr_ds
  601. #define HAL_RX_TLV_MPDU_GET_FRAME_CONTROL_VALID(_rx_pkt_tlv) \
  602. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_frame_control_valid
  603. #define HAL_RX_TLV_MPDU_MAC_ADDR_AD1_VALID_GET(_rx_pkt_tlv) \
  604. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad1_valid
  605. #define HAL_RX_TLV_MPDU_AD1_31_0_GET(_rx_pkt_tlv) \
  606. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad1_31_0
  607. #define HAL_RX_TLV_MPDU_AD1_47_32_GET(_rx_pkt_tlv) \
  608. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad1_47_32
  609. #define HAL_RX_TLV_MPDU_MAC_ADDR_AD2_VALID_GET(_rx_pkt_tlv) \
  610. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad2_valid
  611. #define HAL_RX_TLV_MPDU_AD2_15_0_GET(_rx_pkt_tlv) \
  612. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad2_15_0
  613. #define HAL_RX_TLV_MPDU_AD2_47_16_GET(_rx_pkt_tlv) \
  614. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad2_47_16
  615. #define HAL_RX_TLV_MPDU_MAC_ADDR_AD3_VALID_GET(_rx_pkt_tlv) \
  616. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad3_valid
  617. #define HAL_RX_TLV_MPDU_AD3_31_0_GET(_rx_pkt_tlv) \
  618. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad3_31_0
  619. #define HAL_RX_TLV_MPDU_AD3_47_32_GET(_rx_pkt_tlv) \
  620. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad3_47_32
  621. #define HAL_RX_TLV_MPDU_AD4_31_0_GET(_rx_pkt_tlv) \
  622. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad4_31_0
  623. #define HAL_RX_TLV_MPDU_AD4_47_32_GET(_rx_pkt_tlv) \
  624. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad4_47_32
  625. #define HAL_RX_TLV_MPDU_GET_SEQUENCE_CONTROL_VALID(_rx_pkt_tlv) \
  626. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_sequence_control_valid
  627. #define HAL_RX_TLV_MPDU_QOS_CONTROL_VALID_GET(_rx_pkt_tlv) \
  628. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_qos_control_valid
  629. #define HAL_RX_TLV_GET_FC_VALID(_rx_pkt_tlv) \
  630. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_frame_control_valid
  631. #define HAL_RX_TLV_GET_TO_DS_FLAG(_rx_pkt_tlv) \
  632. HAL_RX_MPDU_START(_rx_pkt_tlv).to_ds
  633. #define HAL_RX_MPDU_GET_FRAME_CONTROL_FIELD(_rx_pkt_tlv) \
  634. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_frame_control_field
  635. #define HAL_RX_TLV_FLOW_IDX_GET(_rx_pkt_tlv) \
  636. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_idx
  637. #define HAL_RX_TLV_REO_DEST_IND_GET(_rx_pkt_tlv) \
  638. HAL_RX_MSDU_END(_rx_pkt_tlv).reo_destination_indication
  639. #define HAL_RX_TLV_FLOW_IDX_INVALID_GET(_rx_pkt_tlv) \
  640. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_idx_invalid
  641. #define HAL_RX_TLV_FLOW_IDX_TIMEOUT_GET(_rx_pkt_tlv) \
  642. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_idx_timeout
  643. #define HAL_RX_TLV_FSE_METADATA_GET(_rx_pkt_tlv) \
  644. HAL_RX_MSDU_END(_rx_pkt_tlv).fse_metadata
  645. #define HAL_RX_TLV_CCE_METADATA_GET(_rx_pkt_tlv) \
  646. HAL_RX_MSDU_END(_rx_pkt_tlv).cce_metadata
  647. #define HAL_RX_TLV_DECRYPT_STATUS_GET(_rx_pkt_tlv) \
  648. HAL_RX_MSDU_END(_rx_pkt_tlv).decrypt_status_code
  649. #define HAL_RX_TLV_GET_TCP_CHKSUM(_rx_pkt_tlv) \
  650. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_udp_chksum
  651. #define HAL_RX_TLV_GET_FLOW_AGGR_CONT(_rx_pkt_tlv) \
  652. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_aggregation_continuation
  653. #define HAL_RX_TLV_GET_FLOW_AGGR_COUNT(_rx_pkt_tlv) \
  654. HAL_RX_MSDU_END(_rx_pkt_tlv).aggregation_count
  655. #define HAL_RX_TLV_GET_FISA_TIMEOUT(_rx_pkt_tlv) \
  656. HAL_RX_MSDU_END(_rx_pkt_tlv).fisa_timeout
  657. #define HAL_RX_TLV_GET_FISA_CUMULATIVE_L4_CHECKSUM(_rx_pkt_tlv) \
  658. HAL_RX_MSDU_END(_rx_pkt_tlv).cumulative_l4_checksum
  659. #define HAL_RX_TLV_GET_FISA_CUMULATIVE_IP_LENGTH(_rx_pkt_tlv) \
  660. HAL_RX_MSDU_END(_rx_pkt_tlv).cumulative_ip_length
  661. #define HAL_RX_MPDU_INFO_QOS_CONTROL_VALID_GET(_rx_pkt_tlv) \
  662. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_qos_control_valid
  663. #define HAL_RX_MSDU_END_SA_SW_PEER_ID_GET(_rx_pkt_tlv) \
  664. HAL_RX_MSDU_END(_rx_pkt_tlv).sa_sw_peer_id
  665. #define HAL_RX_REO_QUEUE_DESC_ADDR_39_32_GET(_rx_pkt_tlv) \
  666. HAL_RX_MPDU_START(_rx_pkt_tlv).rx_reo_queue_desc_addr_39_32
  667. /* used by monitor mode for parsing from full TLV */
  668. #define HAL_RX_MON_GET_FC_VALID(_rx_mpdu_start) \
  669. HAL_RX_GET(rx_mpdu_start, RX_MPDU_INFO, MPDU_FRAME_CONTROL_VALID)
  670. #define HAL_RX_MON_GET_TO_DS_FLAG(_rx_mpdu_start) \
  671. HAL_RX_GET(rx_mpdu_start, RX_MPDU_INFO, TO_DS)
  672. #define HAL_RX_MON_GET_MAC_ADDR2_VALID(_rx_mpdu_start) \
  673. HAL_RX_GET(rx_mpdu_start, RX_MPDU_INFO, MAC_ADDR_AD2_VALID)
  674. static inline
  675. uint32_t hal_rx_tlv_decap_format_get_be(void *hw_desc_addr)
  676. {
  677. struct rx_pkt_tlvs *rx_pkt_tlvs =
  678. (struct rx_pkt_tlvs *)hw_desc_addr;
  679. return HAL_RX_TLV_DECAP_FORMAT_GET(rx_pkt_tlvs);
  680. }
  681. static inline uint32_t hal_rx_tlv_msdu_done_get_be(uint8_t *buf)
  682. {
  683. return HAL_RX_TLV_MSDU_DONE_GET(buf);
  684. }
  685. /**
  686. * hal_rx_tlv_first_mpdu_get_be() - get first_mpdu bit from rx attention
  687. * @buf: pointer to rx_pkt_tlvs
  688. *
  689. * Return: uint32_t(first_msdu)
  690. */
  691. static inline uint32_t hal_rx_tlv_first_mpdu_get_be(uint8_t *buf)
  692. {
  693. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  694. return HAL_RX_TLV_FIRST_MPDU_GET(rx_pkt_tlvs);
  695. }
  696. /**
  697. * hal_rx_msdu_cce_match_get_be() - get CCE match bit from rx attention
  698. * @buf: pointer to rx_pkt_tlvs
  699. *
  700. * Return: CCE match value
  701. */
  702. static inline bool hal_rx_msdu_cce_match_get_be(uint8_t *buf)
  703. {
  704. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  705. return HAL_RX_TLV_CCE_MATCH_GET(rx_pkt_tlvs);
  706. }
  707. #ifdef RX_MSDU_END_PEER_META_DATA_OFFSET
  708. /*
  709. * Get peer_meta_data from RX_MSDU_END
  710. */
  711. static inline uint32_t hal_rx_msdu_peer_meta_data_get_be(uint8_t *buf)
  712. {
  713. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  714. return HAL_RX_TLV_MSDU_PEER_META_DATA_GET(rx_pkt_tlvs);
  715. }
  716. #endif
  717. /**
  718. * hal_rx_mpdu_get_addr1_be() - API to check get address1 of the mpdu
  719. * @buf: pointer to the start of RX PKT TLV headera
  720. * @mac_addr: pointer to mac address
  721. *
  722. * Return: success/failure
  723. */
  724. static inline QDF_STATUS hal_rx_mpdu_get_addr1_be(uint8_t *buf,
  725. uint8_t *mac_addr)
  726. {
  727. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  728. struct __attribute__((__packed__)) hal_addr1 {
  729. uint32_t ad1_31_0;
  730. uint16_t ad1_47_32;
  731. };
  732. struct hal_addr1 *addr = (struct hal_addr1 *)mac_addr;
  733. uint32_t mac_addr_ad1_valid;
  734. mac_addr_ad1_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD1_VALID_GET(
  735. rx_pkt_tlvs);
  736. if (mac_addr_ad1_valid) {
  737. addr->ad1_31_0 = HAL_RX_TLV_MPDU_AD1_31_0_GET(rx_pkt_tlvs);
  738. addr->ad1_47_32 = HAL_RX_TLV_MPDU_AD1_47_32_GET(rx_pkt_tlvs);
  739. return QDF_STATUS_SUCCESS;
  740. }
  741. return QDF_STATUS_E_FAILURE;
  742. }
  743. #ifndef CONFIG_WORD_BASED_TLV
  744. /**
  745. * hal_rx_mpdu_info_ampdu_flag_get_be() - get ampdu flag bit
  746. * from rx mpdu info
  747. * @buf: pointer to rx_pkt_tlvs
  748. *
  749. * Return: ampdu flag
  750. */
  751. static inline bool hal_rx_mpdu_info_ampdu_flag_get_be(uint8_t *buf)
  752. {
  753. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  754. return !!HAL_RX_TLV_AMPDU_FLAG_GET(rx_pkt_tlvs);
  755. }
  756. /**
  757. * hal_rx_get_qdesc_addr_be() - API to get qdesc address of reo
  758. * entrance ring desc
  759. *
  760. * @dst_ring_desc: reo dest ring descriptor (used for Lithium DP)
  761. * @buf: pointer to the start of RX PKT TLV headers
  762. * Return: qdesc address in reo destination ring buffer
  763. */
  764. static inline uint64_t hal_rx_get_qdesc_addr_be(uint8_t *dst_ring_desc,
  765. uint8_t *buf)
  766. {
  767. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  768. return (uint64_t)HAL_RX_REO_QUEUE_DESC_ADDR_31_0_GET(rx_pkt_tlvs);
  769. }
  770. /**
  771. * hal_rx_print_pn_be() - Prints the PN of rx packet.
  772. * @buf: rx_tlv_hdr of the received packet
  773. *
  774. * Return: void
  775. */
  776. static inline void hal_rx_print_pn_be(uint8_t *buf)
  777. {
  778. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  779. uint32_t pn_31_0 = HAL_RX_TLV_MPDU_PN_31_0_GET(rx_pkt_tlvs);
  780. uint32_t pn_63_32 = HAL_RX_TLV_MPDU_PN_63_32_GET(rx_pkt_tlvs);
  781. uint32_t pn_95_64 = HAL_RX_TLV_MPDU_PN_95_64_GET(rx_pkt_tlvs);
  782. uint32_t pn_127_96 = HAL_RX_TLV_MPDU_PN_127_96_GET(rx_pkt_tlvs);
  783. hal_debug("PN number pn_127_96 0x%x pn_95_64 0x%x pn_63_32 0x%x pn_31_0 0x%x",
  784. pn_127_96, pn_95_64, pn_63_32, pn_31_0);
  785. }
  786. static inline void hal_rx_tlv_get_pn_num_be(uint8_t *buf, uint64_t *pn_num)
  787. {
  788. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  789. pn_num[0] = HAL_RX_TLV_MPDU_PN_31_0_GET(pkt_tlvs);
  790. pn_num[0] |= ((uint64_t)HAL_RX_TLV_MPDU_PN_63_32_GET(pkt_tlvs) << 32);
  791. pn_num[1] = HAL_RX_TLV_MPDU_PN_95_64_GET(pkt_tlvs);
  792. pn_num[1] |= ((uint64_t)HAL_RX_TLV_MPDU_PN_127_96_GET(pkt_tlvs) << 32);
  793. }
  794. /**
  795. * hal_rx_mpdu_get_addr4_be() - API to get address4 of the mpdu
  796. * in the packet
  797. * @buf: pointer to the start of RX PKT TLV header
  798. * @mac_addr: pointer to mac address
  799. *
  800. * Return: success/failure
  801. */
  802. static inline QDF_STATUS hal_rx_mpdu_get_addr4_be(uint8_t *buf,
  803. uint8_t *mac_addr)
  804. {
  805. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  806. struct __attribute__((__packed__)) hal_addr4 {
  807. uint32_t ad4_31_0;
  808. uint16_t ad4_47_32;
  809. };
  810. struct hal_addr4 *addr = (struct hal_addr4 *)mac_addr;
  811. uint32_t mac_addr_ad4_valid;
  812. mac_addr_ad4_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD4_VALID_GET(pkt_tlvs);
  813. if (mac_addr_ad4_valid) {
  814. addr->ad4_31_0 = HAL_RX_TLV_MPDU_AD4_31_0_GET(pkt_tlvs);
  815. addr->ad4_47_32 = HAL_RX_TLV_MPDU_AD4_47_32_GET(pkt_tlvs);
  816. return QDF_STATUS_SUCCESS;
  817. }
  818. return QDF_STATUS_E_FAILURE;
  819. }
  820. /**
  821. * hal_rx_priv_info_set_in_tlv_be() - Save the private info to
  822. * the reserved bytes of rx_tlv_hdr
  823. * @buf: start of rx_tlv_hdr
  824. * @priv_data: hal_wbm_err_desc_info structure
  825. * @len: length of the private data
  826. * Return: void
  827. */
  828. static inline void hal_rx_priv_info_set_in_tlv_be(uint8_t *buf,
  829. uint8_t *priv_data,
  830. uint32_t len)
  831. {
  832. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  833. uint32_t copy_len = (len > RX_BE_PADDING0_BYTES) ?
  834. RX_BE_PADDING0_BYTES : len;
  835. qdf_mem_copy(pkt_tlvs->rx_padding0, priv_data, copy_len);
  836. }
  837. /**
  838. * hal_rx_priv_info_get_from_tlv_be() - retrieve the private data from
  839. * the reserved bytes of rx_tlv_hdr.
  840. * @buf: start of rx_tlv_hdr
  841. * @priv_data: Handle to get the private data, output parameter.
  842. * @len: length of the private data
  843. * Return: void
  844. */
  845. static inline void hal_rx_priv_info_get_from_tlv_be(uint8_t *buf,
  846. uint8_t *priv_data,
  847. uint32_t len)
  848. {
  849. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  850. uint32_t copy_len = (len > RX_BE_PADDING0_BYTES) ?
  851. RX_BE_PADDING0_BYTES : len;
  852. qdf_mem_copy(priv_data, pkt_tlvs->rx_padding0, copy_len);
  853. }
  854. /**
  855. * hal_rx_tlv_l3_type_get_be() - API to get the l3 type from
  856. * rx_msdu_start TLV
  857. * @buf: pointer to the start of RX PKT TLV headers
  858. *
  859. * Return: uint32_t(l3 type)
  860. */
  861. static inline uint32_t hal_rx_tlv_l3_type_get_be(uint8_t *buf)
  862. {
  863. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  864. return HAL_RX_TLV_L3_TYPE_GET(rx_pkt_tlvs);
  865. }
  866. /**
  867. * hal_rx_hw_desc_get_ppduid_get_be() - retrieve ppdu id
  868. * @rx_tlv_hdr: start address of rx_pkt_tlvs
  869. * @rxdma_dst_ring_desc: Rx HW descriptor
  870. *
  871. * Return: ppdu id
  872. */
  873. static inline uint32_t
  874. hal_rx_hw_desc_get_ppduid_get_be(void *rx_tlv_hdr, void *rxdma_dst_ring_desc)
  875. {
  876. struct rx_pkt_tlvs *rx_pkt_tlvs =
  877. (struct rx_pkt_tlvs *)rx_tlv_hdr;
  878. return HAL_RX_TLV_PHY_PPDU_ID_GET(rx_pkt_tlvs);
  879. }
  880. /**
  881. * hal_rx_tlv_phy_ppdu_id_get_be() - get phy_ppdu_id value
  882. * from rx attention
  883. * @buf: pointer to rx_pkt_tlvs
  884. *
  885. * Return: phy_ppdu_id
  886. */
  887. static inline uint16_t hal_rx_tlv_phy_ppdu_id_get_be(uint8_t *buf)
  888. {
  889. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  890. return HAL_RX_TLV_PHY_PPDU_ID_GET(rx_pkt_tlvs);
  891. }
  892. /**
  893. * hal_rx_attn_phy_ppdu_id_get_be() - get phy_ppdu_id value
  894. * from rx attention
  895. * @buf: pointer to rx_pkt_tlvs
  896. *
  897. * Return: phy_ppdu_id
  898. */
  899. static inline uint16_t hal_rx_attn_phy_ppdu_id_get_be(uint8_t *buf)
  900. {
  901. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  902. uint16_t phy_ppdu_id;
  903. phy_ppdu_id = HAL_RX_TLV_PHY_PPDU_ID_GET(rx_pkt_tlvs);
  904. return phy_ppdu_id;
  905. }
  906. static inline uint32_t
  907. hal_rx_get_ppdu_id_be(uint8_t *buf)
  908. {
  909. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  910. return HAL_RX_GET_PPDU_ID(rx_pkt_tlvs);
  911. }
  912. /**
  913. * hal_rx_mpdu_peer_meta_data_set_be() - set peer meta data in RX mpdu start tlv
  914. * @buf: rx_tlv_hdr of the received packet
  915. * @peer_mdata: peer meta data to be set.
  916. *
  917. * Return: void
  918. */
  919. static inline void
  920. hal_rx_mpdu_peer_meta_data_set_be(uint8_t *buf, uint32_t peer_mdata)
  921. {
  922. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  923. HAL_RX_TLV_PEER_META_DATA_GET(rx_pkt_tlvs) = peer_mdata;
  924. }
  925. /*
  926. * Get peer_meta_data from RX_MPDU_INFO within RX_MPDU_START
  927. */
  928. static inline uint32_t hal_rx_mpdu_peer_meta_data_get_be(uint8_t *buf)
  929. {
  930. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  931. return HAL_RX_TLV_PEER_META_DATA_GET(rx_pkt_tlvs);
  932. }
  933. static inline uint8_t hal_rx_get_filter_category_be(uint8_t *buf)
  934. {
  935. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  936. return HAL_RX_GET_FILTER_CATEGORY(rx_pkt_tlvs);
  937. }
  938. /**
  939. * hal_rx_is_unicast_be() - check packet is unicast frame or not.
  940. * @buf: pointer to rx pkt TLV.
  941. *
  942. * Return: true on unicast.
  943. */
  944. static inline bool hal_rx_is_unicast_be(uint8_t *buf)
  945. {
  946. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  947. uint32_t grp_id;
  948. grp_id = HAL_RX_TLV_SW_FRAME_GROUP_ID_GET(rx_pkt_tlvs);
  949. return (HAL_MPDU_SW_FRAME_GROUP_UNICAST_DATA == grp_id) ? true : false;
  950. }
  951. #else
  952. #define IS_ADDR_MULTICAST(_a) (*(_a) & 0x01)
  953. static inline bool hal_rx_is_unicast_be(uint8_t *buf)
  954. {
  955. uint8_t mac[QDF_MAC_ADDR_SIZE] = {0};
  956. hal_rx_mpdu_get_addr1_be(buf, &mac[0]);
  957. return !IS_ADDR_MULTICAST(mac);
  958. }
  959. /**
  960. * hal_rx_priv_info_set_in_tlv_be() - Save the private info to
  961. * the reserved bytes of rx_tlv_hdr
  962. * @buf: start of rx_tlv_hdr
  963. * @priv_data: hal_wbm_err_desc_info structure
  964. * @len: length of the private data
  965. *
  966. * Return: void
  967. */
  968. static inline void hal_rx_priv_info_set_in_tlv_be(uint8_t *buf,
  969. uint8_t *priv_data,
  970. uint32_t len)
  971. {
  972. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  973. uint32_t copy_len = (len > RX_BE_PADDING0_BYTES) ?
  974. RX_BE_PADDING0_BYTES : len;
  975. qdf_mem_copy(&(HAL_RX_MSDU_END(pkt_tlvs).ppdu_start_timestamp_63_32),
  976. priv_data, copy_len);
  977. }
  978. /**
  979. * hal_rx_priv_info_get_from_tlv_be() - retrieve the private data from
  980. * the reserved bytes of rx_tlv_hdr.
  981. * @buf: start of rx_tlv_hdr
  982. * @priv_data: Handle to get the private data, output parameter.
  983. * @len: length of the private data
  984. *
  985. * Return: void
  986. */
  987. static inline void hal_rx_priv_info_get_from_tlv_be(uint8_t *buf,
  988. uint8_t *priv_data,
  989. uint32_t len)
  990. {
  991. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  992. uint32_t copy_len = (len > RX_BE_PADDING0_BYTES) ?
  993. RX_BE_PADDING0_BYTES : len;
  994. qdf_mem_copy(priv_data,
  995. &(HAL_RX_MSDU_END(pkt_tlvs).ppdu_start_timestamp_63_32),
  996. copy_len);
  997. }
  998. /**
  999. * hal_rx_print_pn_be() - Prints the PN of rx packet.
  1000. * @buf: rx_tlv_hdr of the received packet
  1001. *
  1002. * Return: void
  1003. */
  1004. static inline void hal_rx_print_pn_be(uint8_t *buf)
  1005. {
  1006. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1007. uint32_t pn_31_0 = HAL_RX_TLV_MPDU_PN_31_0_GET(rx_pkt_tlvs);
  1008. uint32_t pn_63_32 = HAL_RX_TLV_MPDU_PN_63_32_GET(rx_pkt_tlvs);
  1009. uint32_t pn_95_64 = HAL_RX_TLV_MPDU_PN_95_64_GET(rx_pkt_tlvs);
  1010. hal_debug("PN number pn_95_64 0x%x pn_63_32 0x%x pn_31_0 0x%x",
  1011. pn_95_64, pn_63_32, pn_31_0);
  1012. }
  1013. static inline void hal_rx_tlv_get_pn_num_be(uint8_t *buf, uint64_t *pn_num)
  1014. {
  1015. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1016. pn_num[0] = HAL_RX_TLV_MPDU_PN_31_0_GET(pkt_tlvs);
  1017. pn_num[0] |= ((uint64_t)HAL_RX_TLV_MPDU_PN_63_32_GET(pkt_tlvs) << 32);
  1018. pn_num[1] = HAL_RX_TLV_MPDU_PN_95_64_GET(pkt_tlvs);
  1019. }
  1020. #endif
  1021. /**
  1022. * hal_rx_tlv_msdu_len_get_be() - API to get the MSDU length from
  1023. * rx_msdu_start TLV
  1024. * @buf: pointer to the start of RX PKT TLV headers
  1025. *
  1026. * Return: msdu length
  1027. */
  1028. static inline uint32_t hal_rx_tlv_msdu_len_get_be(uint8_t *buf)
  1029. {
  1030. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1031. return HAL_RX_TLV_MSDU_LEN_GET(rx_pkt_tlvs);
  1032. }
  1033. /**
  1034. * hal_rx_tlv_msdu_len_set_be() - API to set the MSDU length from
  1035. * rx_msdu_start TLV
  1036. * @buf: pointer to the start of RX PKT TLV headers
  1037. * @len: msdu length
  1038. *
  1039. * Return: none
  1040. */
  1041. static inline void hal_rx_tlv_msdu_len_set_be(uint8_t *buf, uint32_t len)
  1042. {
  1043. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1044. HAL_RX_TLV_MSDU_LEN_GET(rx_pkt_tlvs) = len;
  1045. }
  1046. /**
  1047. * hal_rx_tlv_bw_get_be() - API to get the Bandwidth Interval from
  1048. * rx_msdu_start
  1049. * @buf: pointer to the start of RX PKT TLV header
  1050. *
  1051. * Return: uint32_t(bw)
  1052. */
  1053. static inline uint32_t hal_rx_tlv_bw_get_be(uint8_t *buf)
  1054. {
  1055. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1056. return HAL_RX_TLV_BW_GET(rx_pkt_tlvs);
  1057. }
  1058. /**
  1059. * hal_rx_tlv_toeplitz_get_be() - API to get the toeplitz hash from
  1060. * rx_msdu_start TLV
  1061. * @buf: pointer to the start of RX PKT TLV headers
  1062. *
  1063. * Return: toeplitz hash
  1064. */
  1065. static inline uint32_t hal_rx_tlv_toeplitz_get_be(uint8_t *buf)
  1066. {
  1067. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1068. return HAL_RX_TLV_FLOWID_TOEPLITZ_GET(rx_pkt_tlvs);
  1069. }
  1070. /**
  1071. * hal_rx_tlv_sgi_get_be() - API to get the Short Guard Interval from
  1072. * rx_msdu_start TLV
  1073. * @buf: pointer to the start of RX PKT TLV headers
  1074. *
  1075. * Return: uint32_t(sgi)
  1076. */
  1077. static inline uint32_t hal_rx_tlv_sgi_get_be(uint8_t *buf)
  1078. {
  1079. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1080. return HAL_RX_TLV_SGI_GET(rx_pkt_tlvs);
  1081. }
  1082. /**
  1083. * hal_rx_tlv_rate_mcs_get_be() - API to get the MCS rate from
  1084. * rx_msdu_start TLV
  1085. * @buf: pointer to the start of RX PKT TLV headers
  1086. *
  1087. * Return: uint32_t(rate_mcs)
  1088. */
  1089. static inline uint32_t hal_rx_tlv_rate_mcs_get_be(uint8_t *buf)
  1090. {
  1091. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1092. uint32_t rate_mcs;
  1093. rate_mcs = HAL_RX_TLV_RATE_MCS_GET(rx_pkt_tlvs);
  1094. return rate_mcs;
  1095. }
  1096. /**
  1097. * hal_rx_msdu_get_keyid_be() - API to get the key id of the decrypted packet
  1098. * from rx_msdu_end
  1099. * @buf: pointer to the start of RX PKT TLV header
  1100. *
  1101. * Return: uint32_t(key id)
  1102. */
  1103. static inline uint8_t hal_rx_msdu_get_keyid_be(uint8_t *buf)
  1104. {
  1105. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1106. uint32_t keyid_octet;
  1107. keyid_octet = HAL_RX_TLV_KEYID_OCTET_GET(rx_pkt_tlvs);
  1108. return keyid_octet & 0x3;
  1109. }
  1110. /**
  1111. * hal_rx_tlv_get_rssi_be() - API to get the rssi of received pkt from
  1112. * rx_msdu_start
  1113. * @buf: pointer to the start of RX PKT TLV header
  1114. *
  1115. * Return: uint32_t(rssi)
  1116. */
  1117. static inline uint32_t hal_rx_tlv_get_rssi_be(uint8_t *buf)
  1118. {
  1119. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1120. uint32_t rssi;
  1121. rssi = HAL_RX_TLV_RSSI_GET(rx_pkt_tlvs);
  1122. return rssi;
  1123. }
  1124. /**
  1125. * hal_rx_tlv_get_freq_be() - API to get the frequency of operating
  1126. * channel from rx_msdu_start
  1127. * @buf: pointer to the start of RX PKT TLV header
  1128. *
  1129. * Return: uint32_t(frequency)
  1130. */
  1131. static inline uint32_t hal_rx_tlv_get_freq_be(uint8_t *buf)
  1132. {
  1133. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1134. uint32_t freq;
  1135. freq = HAL_RX_TLV_FREQ_GET(rx_pkt_tlvs);
  1136. return freq;
  1137. }
  1138. /**
  1139. * hal_rx_tlv_get_pkt_type_be() - API to get the pkt type from
  1140. * rx_msdu_start
  1141. * @buf: pointer to the start of RX PKT TLV header
  1142. *
  1143. * Return: uint32_t(pkt type)
  1144. */
  1145. static inline uint32_t hal_rx_tlv_get_pkt_type_be(uint8_t *buf)
  1146. {
  1147. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1148. uint32_t pkt_type;
  1149. pkt_type = HAL_RX_TLV_PKT_TYPE_GET(rx_pkt_tlvs);
  1150. return pkt_type;
  1151. }
  1152. /*******************************************************************************
  1153. * RX ERROR APIS
  1154. ******************************************************************************/
  1155. /**
  1156. * hal_rx_tlv_decrypt_err_get_be() - API to get the Decrypt ERR from
  1157. * rx_mpdu_end TLV
  1158. * @buf: pointer to the start of RX PKT TLV headers
  1159. *
  1160. * Return: uint32_t(decrypt_err)
  1161. */
  1162. static inline uint32_t hal_rx_tlv_decrypt_err_get_be(uint8_t *buf)
  1163. {
  1164. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1165. uint32_t decrypt_err;
  1166. decrypt_err = HAL_RX_TLV_DECRYPT_ERR_GET(rx_pkt_tlvs);
  1167. return decrypt_err;
  1168. }
  1169. /**
  1170. * hal_rx_tlv_mic_err_get_be() - API to get the MIC ERR from rx_tlv TLV
  1171. * @buf: pointer to the start of RX PKT TLV headers
  1172. *
  1173. * Return: uint32_t(mic_err)
  1174. */
  1175. static inline uint32_t hal_rx_tlv_mic_err_get_be(uint8_t *buf)
  1176. {
  1177. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1178. uint32_t mic_err;
  1179. mic_err = HAL_RX_TLV_MIC_ERR_GET(rx_pkt_tlvs);
  1180. return mic_err;
  1181. }
  1182. /**
  1183. * hal_get_reo_ent_desc_qdesc_addr_be() - API to get qdesc address of
  1184. * reo entrance ring desc
  1185. * @desc: reo entrance ring descriptor
  1186. *
  1187. * Return: qdesc address
  1188. */
  1189. static inline uint8_t *hal_get_reo_ent_desc_qdesc_addr_be(uint8_t *desc)
  1190. {
  1191. return desc + REO_ENTRANCE_RING_RX_REO_QUEUE_DESC_ADDR_31_0_OFFSET;
  1192. }
  1193. /**
  1194. * hal_set_reo_ent_desc_reo_dest_ind_be() - API to set reo destination
  1195. * indication of reo entrance ring desc
  1196. * @desc: reo ent ring descriptor
  1197. * @dst_ind: reo destination indication value
  1198. *
  1199. * Return: None
  1200. */
  1201. static inline void
  1202. hal_set_reo_ent_desc_reo_dest_ind_be(uint8_t *desc, uint32_t dst_ind)
  1203. {
  1204. HAL_RX_FLD_SET(desc, REO_ENTRANCE_RING,
  1205. REO_DESTINATION_INDICATION, dst_ind);
  1206. }
  1207. /**
  1208. * hal_rx_mpdu_sequence_number_get_be() - Get mpdu sequence number
  1209. * @buf: pointer to packet buffer
  1210. *
  1211. * Return: mpdu sequence
  1212. */
  1213. static inline int hal_rx_mpdu_sequence_number_get_be(uint8_t *buf)
  1214. {
  1215. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1216. return HAL_RX_MPDU_SEQUENCE_NUMBER_GET(rx_pkt_tlvs);
  1217. }
  1218. /**
  1219. * hal_rx_msdu_packet_metadata_get_generic_be() - API to get the msdu
  1220. * information from
  1221. * rx_msdu_end TLV
  1222. * @buf: pointer to the start of RX PKT TLV headers
  1223. * @pkt_msdu_metadata: pointer to the msdu info structure
  1224. */
  1225. static inline void
  1226. hal_rx_msdu_packet_metadata_get_generic_be(uint8_t *buf,
  1227. void *pkt_msdu_metadata)
  1228. {
  1229. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1230. struct hal_rx_msdu_metadata *msdu_metadata =
  1231. (struct hal_rx_msdu_metadata *)pkt_msdu_metadata;
  1232. msdu_metadata->l3_hdr_pad =
  1233. HAL_RX_TLV_L3_HEADER_PADDING_GET(rx_pkt_tlvs);
  1234. msdu_metadata->sa_idx = HAL_RX_TLV_SA_IDX_GET(rx_pkt_tlvs);
  1235. msdu_metadata->da_idx = HAL_RX_TLV_DA_IDX_GET(rx_pkt_tlvs);
  1236. msdu_metadata->sa_sw_peer_id =
  1237. HAL_RX_TLV_SA_SW_PEER_ID_GET(rx_pkt_tlvs);
  1238. }
  1239. /**
  1240. * hal_rx_tlv_nss_get_be() - API to get the NSS Interval from
  1241. * rx_msdu_start
  1242. * @buf: pointer to the start of RX PKT TLV header
  1243. *
  1244. * Return: uint32_t(nss)
  1245. */
  1246. static inline uint32_t hal_rx_tlv_nss_get_be(uint8_t *buf)
  1247. {
  1248. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1249. uint8_t mimo_ss_bitmap;
  1250. mimo_ss_bitmap = HAL_RX_TLV_MIMO_SS_BITMAP(rx_pkt_tlvs);
  1251. return qdf_get_hweight8(mimo_ss_bitmap);
  1252. }
  1253. #ifdef GET_MSDU_AGGREGATION
  1254. #define HAL_RX_GET_MSDU_AGGREGATION(rx_desc, rs)\
  1255. {\
  1256. bool first_msdu, last_msdu; \
  1257. first_msdu = HAL_RX_TLV_FIRST_MSDU_GET(rx_desc);\
  1258. last_msdu = HAL_RX_TLV_LAST_MSDU_GET(rx_desc);\
  1259. if (first_msdu && last_msdu)\
  1260. rs->rs_flags &= (~IEEE80211_AMSDU_FLAG);\
  1261. else\
  1262. rs->rs_flags |= (IEEE80211_AMSDU_FLAG); \
  1263. } \
  1264. #define HAL_RX_SET_MSDU_AGGREGATION((rs_mpdu), (rs_ppdu))\
  1265. {\
  1266. if (rs_mpdu->rs_flags & IEEE80211_AMSDU_FLAG)\
  1267. rs_ppdu->rs_flags |= IEEE80211_AMSDU_FLAG;\
  1268. } \
  1269. #else
  1270. #define HAL_RX_GET_MSDU_AGGREGATION(rx_desc, rs)
  1271. #define HAL_RX_SET_MSDU_AGGREGATION(rs_mpdu, rs_ppdu)
  1272. #endif
  1273. /**
  1274. * hal_rx_mon_hw_desc_get_mpdu_status_be() - Retrieve MPDU status
  1275. * @hw_desc_addr: Start address of Rx HW TLVs
  1276. * @rs: Status for monitor mode
  1277. *
  1278. * Return: void
  1279. */
  1280. static inline void
  1281. hal_rx_mon_hw_desc_get_mpdu_status_be(void *hw_desc_addr,
  1282. struct mon_rx_status *rs)
  1283. {
  1284. uint32_t reg_value;
  1285. struct rx_pkt_tlvs *rx_desc =
  1286. (struct rx_pkt_tlvs *)hw_desc_addr;
  1287. const uint32_t sgi_hw_to_cdp[] = {
  1288. CDP_SGI_0_8_US,
  1289. CDP_SGI_0_4_US,
  1290. CDP_SGI_1_6_US,
  1291. CDP_SGI_3_2_US,
  1292. };
  1293. HAL_RX_GET_MSDU_AGGREGATION(rx_desc, rs);
  1294. rs->ant_signal_db = HAL_RX_TLV_ANT_SIGNAL_DB_GET(rx_desc);
  1295. rs->is_stbc = HAL_RX_TLV_STBC_GET(rx_desc);
  1296. reg_value = HAL_RX_TLV_SGI_GET(rx_desc);
  1297. rs->sgi = sgi_hw_to_cdp[reg_value];
  1298. reg_value = HAL_RX_TLV_RECEPTION_TYPE_GET(rx_desc);
  1299. rs->beamformed = (reg_value == HAL_RX_RECEPTION_TYPE_MU_MIMO) ? 1 : 0;
  1300. /* TODO: rs->beamformed should be set for SU beamforming also */
  1301. }
  1302. static inline uint32_t hal_rx_tlv_tid_get_be(uint8_t *buf)
  1303. {
  1304. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1305. uint32_t tid;
  1306. tid = HAL_RX_TLV_TID_GET(rx_pkt_tlvs);
  1307. return tid;
  1308. }
  1309. /**
  1310. * hal_rx_tlv_reception_type_get_be() - API to get the reception type
  1311. * Interval from rx_msdu_start
  1312. * @buf: pointer to the start of RX PKT TLV header
  1313. *
  1314. * Return: uint32_t(reception_type)
  1315. */
  1316. static inline
  1317. uint32_t hal_rx_tlv_reception_type_get_be(uint8_t *buf)
  1318. {
  1319. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1320. uint32_t reception_type;
  1321. reception_type = HAL_RX_TLV_RECEPTION_TYPE_GET(rx_pkt_tlvs);
  1322. return reception_type;
  1323. }
  1324. /**
  1325. * hal_rx_msdu_end_da_idx_get_be() - API to get da_idx from
  1326. * rx_msdu_end TLV
  1327. * @buf: pointer to the start of RX PKT TLV headers
  1328. *
  1329. * Return: da index
  1330. */
  1331. static inline uint16_t hal_rx_msdu_end_da_idx_get_be(uint8_t *buf)
  1332. {
  1333. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1334. uint16_t da_idx;
  1335. da_idx = HAL_RX_TLV_DA_IDX_GET(rx_pkt_tlvs);
  1336. return da_idx;
  1337. }
  1338. /**
  1339. * hal_rx_get_rx_fragment_number_be() - Function to retrieve rx fragment number
  1340. * @buf: Network buffer
  1341. *
  1342. * Return: rx fragment number
  1343. */
  1344. static inline
  1345. uint8_t hal_rx_get_rx_fragment_number_be(uint8_t *buf)
  1346. {
  1347. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1348. /* Return first 4 bits as fragment number */
  1349. return (HAL_RX_MPDU_SEQUENCE_NUMBER_GET(rx_pkt_tlvs) &
  1350. DOT11_SEQ_FRAG_MASK);
  1351. }
  1352. /**
  1353. * hal_rx_tlv_da_is_mcbc_get_be() - API to check if pkt is MCBC from
  1354. * rx_msdu_end TLV
  1355. * @buf: pointer to the start of RX PKT TLV headers
  1356. *
  1357. * Return: da_is_mcbc
  1358. */
  1359. static inline uint8_t
  1360. hal_rx_tlv_da_is_mcbc_get_be(uint8_t *buf)
  1361. {
  1362. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1363. return HAL_RX_TLV_DA_IS_MCBC_GET(rx_pkt_tlvs);
  1364. }
  1365. /**
  1366. * hal_rx_tlv_is_tkip_mic_err_get_be() - API to get tkip Mic error
  1367. * from rx_msdu_end TLV
  1368. * @buf: pointer to the start of RX PKT TLV headers
  1369. *
  1370. * Return: tkip_mic_err
  1371. */
  1372. static inline uint8_t
  1373. hal_rx_tlv_is_tkip_mic_err_get_be(uint8_t *buf)
  1374. {
  1375. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1376. return HAL_RX_TLV_IS_TKIP_MIC_ERR_GET(rx_pkt_tlvs);
  1377. }
  1378. /**
  1379. * hal_rx_tlv_sa_is_valid_get_be() - API to get the sa_is_valid bit from
  1380. * rx_msdu_end TLV
  1381. * @buf: pointer to the start of RX PKT TLV headers
  1382. *
  1383. * Return: sa_is_valid bit
  1384. */
  1385. static inline uint8_t
  1386. hal_rx_tlv_sa_is_valid_get_be(uint8_t *buf)
  1387. {
  1388. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1389. uint8_t sa_is_valid;
  1390. sa_is_valid = HAL_RX_TLV_SA_IS_VALID_GET(rx_pkt_tlvs);
  1391. return sa_is_valid;
  1392. }
  1393. /**
  1394. * hal_rx_tlv_sa_idx_get_be() - API to get the sa_idx from rx_msdu_end TLV
  1395. * @buf: pointer to the start of RX PKT TLV headers
  1396. *
  1397. * Return: sa_idx (SA AST index)
  1398. */
  1399. static inline
  1400. uint16_t hal_rx_tlv_sa_idx_get_be(uint8_t *buf)
  1401. {
  1402. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1403. uint16_t sa_idx;
  1404. sa_idx = HAL_RX_TLV_SA_IDX_GET(rx_pkt_tlvs);
  1405. return sa_idx;
  1406. }
  1407. /**
  1408. * hal_rx_desc_is_first_msdu_be() - Check if first msdu
  1409. * @hw_desc_addr: hardware descriptor address
  1410. *
  1411. * Return: 0 - success/ non-zero failure
  1412. */
  1413. static inline uint32_t hal_rx_desc_is_first_msdu_be(void *hw_desc_addr)
  1414. {
  1415. struct rx_pkt_tlvs *rx_pkt_tlvs =
  1416. (struct rx_pkt_tlvs *)hw_desc_addr;
  1417. return HAL_RX_TLV_FIRST_MSDU_GET(rx_pkt_tlvs);
  1418. }
  1419. /**
  1420. * hal_rx_tlv_l3_hdr_padding_get_be() - API to get the l3_header padding
  1421. * from rx_msdu_end TLV
  1422. * @buf: pointer to the start of RX PKT TLV headers
  1423. *
  1424. * Return: number of l3 header padding bytes
  1425. */
  1426. static inline uint32_t hal_rx_tlv_l3_hdr_padding_get_be(uint8_t *buf)
  1427. {
  1428. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1429. uint32_t l3_header_padding;
  1430. l3_header_padding = HAL_RX_TLV_L3_HEADER_PADDING_GET(rx_pkt_tlvs);
  1431. return l3_header_padding;
  1432. }
  1433. /**
  1434. * hal_rx_encryption_info_valid_be() - Returns encryption type.
  1435. * @buf: rx_tlv_hdr of the received packet
  1436. *
  1437. * Return: encryption type
  1438. */
  1439. static inline uint32_t hal_rx_encryption_info_valid_be(uint8_t *buf)
  1440. {
  1441. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1442. uint32_t encryption_info =
  1443. HAL_RX_TLV_MPDU_ENCRYPTION_INFO_VALID(rx_pkt_tlvs);
  1444. return encryption_info;
  1445. }
  1446. /**
  1447. * hal_rx_tlv_first_msdu_get_be() - API to get first msdu status from
  1448. * rx_msdu_end TLV
  1449. * @buf: pointer to the start of RX PKT TLV headers
  1450. *
  1451. * Return: first_msdu
  1452. */
  1453. static inline uint8_t hal_rx_tlv_first_msdu_get_be(uint8_t *buf)
  1454. {
  1455. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1456. uint8_t first_msdu;
  1457. first_msdu = HAL_RX_TLV_FIRST_MSDU_GET(rx_pkt_tlvs);
  1458. return first_msdu;
  1459. }
  1460. /**
  1461. * hal_rx_tlv_da_is_valid_get_be() - API to check if da is valid from
  1462. * rx_msdu_end TLV
  1463. * @buf: pointer to the start of RX PKT TLV headers
  1464. *
  1465. * Return: da_is_valid
  1466. */
  1467. static inline uint8_t hal_rx_tlv_da_is_valid_get_be(uint8_t *buf)
  1468. {
  1469. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1470. uint8_t da_is_valid;
  1471. da_is_valid = HAL_RX_TLV_DA_IS_VALID_GET(rx_pkt_tlvs);
  1472. return da_is_valid;
  1473. }
  1474. /**
  1475. * hal_rx_tlv_last_msdu_get_be() - API to get last msdu status from
  1476. * rx_msdu_end TLV
  1477. * @buf: pointer to the start of RX PKT TLV headers
  1478. *
  1479. * Return: last_msdu
  1480. */
  1481. static inline uint8_t hal_rx_tlv_last_msdu_get_be(uint8_t *buf)
  1482. {
  1483. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1484. uint8_t last_msdu;
  1485. last_msdu = HAL_RX_TLV_LAST_MSDU_GET(rx_pkt_tlvs);
  1486. return last_msdu;
  1487. }
  1488. /**
  1489. * hal_rx_get_mpdu_mac_ad4_valid_be() - Retrieves if mpdu 4th addr is valid
  1490. * @buf: Network buffer
  1491. *
  1492. * Return: value of mpdu 4th address valid field
  1493. */
  1494. static inline bool hal_rx_get_mpdu_mac_ad4_valid_be(uint8_t *buf)
  1495. {
  1496. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1497. bool ad4_valid = 0;
  1498. ad4_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD4_VALID_GET(rx_pkt_tlvs);
  1499. return ad4_valid;
  1500. }
  1501. /**
  1502. * hal_rx_mpdu_start_sw_peer_id_get_be() - Retrieve sw peer_id
  1503. * @buf: network buffer
  1504. *
  1505. * Return: sw peer_id
  1506. */
  1507. static inline uint32_t hal_rx_mpdu_start_sw_peer_id_get_be(uint8_t *buf)
  1508. {
  1509. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1510. return HAL_RX_TLV_SW_PEER_ID_GET(rx_pkt_tlvs);
  1511. }
  1512. /**
  1513. * hal_rx_mpdu_get_to_ds_be() - API to get the tods info
  1514. * from rx_mpdu_start
  1515. *
  1516. * @buf: pointer to the start of RX PKT TLV header
  1517. * Return: uint32_t(to_ds)
  1518. */
  1519. static inline uint32_t hal_rx_mpdu_get_to_ds_be(uint8_t *buf)
  1520. {
  1521. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1522. return HAL_RX_TLV_MPDU_GET_TODS(rx_pkt_tlvs);
  1523. }
  1524. /**
  1525. * hal_rx_mpdu_get_fr_ds_be() - API to get the from ds info
  1526. * from rx_mpdu_start
  1527. * @buf: pointer to the start of RX PKT TLV header
  1528. *
  1529. * Return: uint32_t(fr_ds)
  1530. */
  1531. static inline uint32_t hal_rx_mpdu_get_fr_ds_be(uint8_t *buf)
  1532. {
  1533. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1534. return HAL_RX_TLV_MPDU_GET_FROMDS(rx_pkt_tlvs);
  1535. }
  1536. /**
  1537. * hal_rx_get_mpdu_frame_control_valid_be() - Retrieves mpdu frame
  1538. * control valid
  1539. * @buf: Network buffer
  1540. *
  1541. * Return: value of frame control valid field
  1542. */
  1543. static inline uint8_t hal_rx_get_mpdu_frame_control_valid_be(uint8_t *buf)
  1544. {
  1545. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1546. return HAL_RX_TLV_MPDU_GET_FRAME_CONTROL_VALID(rx_pkt_tlvs);
  1547. }
  1548. /**
  1549. * hal_rx_mpdu_get_addr2_be() - API to check get address2 of the mpdu
  1550. * in the packet
  1551. * @buf: pointer to the start of RX PKT TLV header
  1552. * @mac_addr: pointer to mac address
  1553. *
  1554. * Return: success/failure
  1555. */
  1556. static inline QDF_STATUS hal_rx_mpdu_get_addr2_be(uint8_t *buf,
  1557. uint8_t *mac_addr)
  1558. {
  1559. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1560. struct __attribute__((__packed__)) hal_addr2 {
  1561. uint16_t ad2_15_0;
  1562. uint32_t ad2_47_16;
  1563. };
  1564. struct hal_addr2 *addr = (struct hal_addr2 *)mac_addr;
  1565. uint32_t mac_addr_ad2_valid;
  1566. mac_addr_ad2_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD2_VALID_GET(rx_pkt_tlvs);
  1567. if (mac_addr_ad2_valid) {
  1568. addr->ad2_15_0 = HAL_RX_TLV_MPDU_AD2_15_0_GET(rx_pkt_tlvs);
  1569. addr->ad2_47_16 = HAL_RX_TLV_MPDU_AD2_47_16_GET(rx_pkt_tlvs);
  1570. return QDF_STATUS_SUCCESS;
  1571. }
  1572. return QDF_STATUS_E_FAILURE;
  1573. }
  1574. /**
  1575. * hal_rx_mpdu_get_addr3_be() - API to get address3 of the mpdu in the
  1576. * packet
  1577. * @buf: pointer to the start of RX PKT TLV header
  1578. * @mac_addr: pointer to mac address
  1579. *
  1580. * Return: success/failure
  1581. */
  1582. static inline QDF_STATUS hal_rx_mpdu_get_addr3_be(uint8_t *buf,
  1583. uint8_t *mac_addr)
  1584. {
  1585. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1586. struct __attribute__((__packed__)) hal_addr3 {
  1587. uint32_t ad3_31_0;
  1588. uint16_t ad3_47_32;
  1589. };
  1590. struct hal_addr3 *addr = (struct hal_addr3 *)mac_addr;
  1591. uint32_t mac_addr_ad3_valid;
  1592. mac_addr_ad3_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD3_VALID_GET(rx_pkt_tlvs);
  1593. if (mac_addr_ad3_valid) {
  1594. addr->ad3_31_0 = HAL_RX_TLV_MPDU_AD3_31_0_GET(rx_pkt_tlvs);
  1595. addr->ad3_47_32 = HAL_RX_TLV_MPDU_AD3_47_32_GET(rx_pkt_tlvs);
  1596. return QDF_STATUS_SUCCESS;
  1597. }
  1598. return QDF_STATUS_E_FAILURE;
  1599. }
  1600. /**
  1601. * hal_rx_get_mpdu_sequence_control_valid_be() - Get mpdu sequence
  1602. * control valid
  1603. * @buf: Network buffer
  1604. *
  1605. * Return: value of sequence control valid field
  1606. */
  1607. static inline uint8_t hal_rx_get_mpdu_sequence_control_valid_be(uint8_t *buf)
  1608. {
  1609. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1610. return HAL_RX_TLV_MPDU_GET_SEQUENCE_CONTROL_VALID(rx_pkt_tlvs);
  1611. }
  1612. /**
  1613. * hal_rx_tid_get_be() - get tid based on qos control valid.
  1614. * @hal_soc_hdl: hal_soc handle
  1615. * @buf: pointer to rx pkt TLV.
  1616. *
  1617. * Return: tid
  1618. */
  1619. static inline uint32_t hal_rx_tid_get_be(hal_soc_handle_t hal_soc_hdl,
  1620. uint8_t *buf)
  1621. {
  1622. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1623. uint8_t qos_control_valid =
  1624. HAL_RX_TLV_MPDU_QOS_CONTROL_VALID_GET(rx_pkt_tlvs);
  1625. if (qos_control_valid)
  1626. return hal_rx_tlv_tid_get_be(buf);
  1627. return HAL_RX_NON_QOS_TID;
  1628. }
  1629. static inline
  1630. uint8_t hal_rx_get_fc_valid_be(uint8_t *buf)
  1631. {
  1632. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1633. return HAL_RX_TLV_GET_FC_VALID(rx_pkt_tlvs);
  1634. }
  1635. static inline uint8_t hal_rx_get_to_ds_flag_be(uint8_t *buf)
  1636. {
  1637. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1638. return HAL_RX_TLV_GET_TO_DS_FLAG(rx_pkt_tlvs);
  1639. }
  1640. static inline uint8_t hal_rx_get_mac_addr2_valid_be(uint8_t *buf)
  1641. {
  1642. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1643. return HAL_RX_TLV_MPDU_MAC_ADDR_AD2_VALID_GET(rx_pkt_tlvs);
  1644. }
  1645. /**
  1646. * hal_rx_msdu_flow_idx_get_be() - API to get flow index from
  1647. * rx_msdu_end TLV
  1648. * @buf: pointer to the start of RX PKT TLV headers
  1649. *
  1650. * Return: flow index value from MSDU END TLV
  1651. */
  1652. static inline uint32_t hal_rx_msdu_flow_idx_get_be(uint8_t *buf)
  1653. {
  1654. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1655. return HAL_RX_TLV_FLOW_IDX_GET(pkt_tlvs);
  1656. }
  1657. /**
  1658. * hal_rx_msdu_get_reo_destination_indication_be() - API to get
  1659. * reo_destination_indication
  1660. * from rx_msdu_end
  1661. * TLV
  1662. * @buf: pointer to the start of RX PKT TLV headers
  1663. * @reo_destination_indication: pointer to return value of
  1664. * reo_destination_indication
  1665. *
  1666. * Return: none
  1667. */
  1668. static inline void
  1669. hal_rx_msdu_get_reo_destination_indication_be(uint8_t *buf,
  1670. uint32_t *reo_destination_indication)
  1671. {
  1672. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1673. *reo_destination_indication = HAL_RX_TLV_REO_DEST_IND_GET(pkt_tlvs);
  1674. }
  1675. /**
  1676. * hal_rx_msdu_flow_idx_invalid_be() - API to get flow index invalid
  1677. * from rx_msdu_end TLV
  1678. * @buf: pointer to the start of RX PKT TLV headers
  1679. *
  1680. * Return: flow index invalid value from MSDU END TLV
  1681. */
  1682. static inline bool hal_rx_msdu_flow_idx_invalid_be(uint8_t *buf)
  1683. {
  1684. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1685. return HAL_RX_TLV_FLOW_IDX_INVALID_GET(pkt_tlvs);
  1686. }
  1687. /**
  1688. * hal_rx_msdu_flow_idx_timeout_be() - API to get flow index timeout
  1689. * from rx_msdu_end TLV
  1690. * @buf: pointer to the start of RX PKT TLV headers
  1691. *
  1692. * Return: flow index timeout value from MSDU END TLV
  1693. */
  1694. static inline bool hal_rx_msdu_flow_idx_timeout_be(uint8_t *buf)
  1695. {
  1696. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1697. return HAL_RX_TLV_FLOW_IDX_TIMEOUT_GET(pkt_tlvs);
  1698. }
  1699. /**
  1700. * hal_rx_msdu_fse_metadata_get_be() - API to get FSE metadata from
  1701. * rx_msdu_end TLV
  1702. * @buf: pointer to the start of RX PKT TLV headers
  1703. *
  1704. * Return: fse metadata value from MSDU END TLV
  1705. */
  1706. static inline uint32_t hal_rx_msdu_fse_metadata_get_be(uint8_t *buf)
  1707. {
  1708. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1709. return HAL_RX_TLV_FSE_METADATA_GET(pkt_tlvs);
  1710. }
  1711. /**
  1712. * hal_rx_msdu_cce_metadata_get_be() - API to get CCE metadata from
  1713. * rx_msdu_end TLV
  1714. * @buf: pointer to the start of RX PKT TLV headers
  1715. *
  1716. * Return: cce_metadata
  1717. */
  1718. static inline uint16_t
  1719. hal_rx_msdu_cce_metadata_get_be(uint8_t *buf)
  1720. {
  1721. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1722. return HAL_RX_TLV_CCE_METADATA_GET(pkt_tlvs);
  1723. }
  1724. /**
  1725. * hal_rx_msdu_get_flow_params_be() - API to get flow index, flow
  1726. * index invalid and flow index
  1727. * timeout from rx_msdu_end TLV
  1728. * @buf: pointer to the start of RX PKT TLV headers
  1729. * @flow_invalid: pointer to return value of flow_idx_valid
  1730. * @flow_timeout: pointer to return value of flow_idx_timeout
  1731. * @flow_index: pointer to return value of flow_idx
  1732. *
  1733. * Return: none
  1734. */
  1735. static inline void
  1736. hal_rx_msdu_get_flow_params_be(uint8_t *buf,
  1737. bool *flow_invalid,
  1738. bool *flow_timeout,
  1739. uint32_t *flow_index)
  1740. {
  1741. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1742. *flow_invalid = HAL_RX_TLV_FLOW_IDX_INVALID_GET(pkt_tlvs);
  1743. *flow_timeout = HAL_RX_TLV_FLOW_IDX_TIMEOUT_GET(pkt_tlvs);
  1744. *flow_index = HAL_RX_TLV_FLOW_IDX_GET(pkt_tlvs);
  1745. }
  1746. /**
  1747. * hal_rx_tlv_get_tcp_chksum_be() - API to get tcp checksum
  1748. * @buf: rx_tlv_hdr
  1749. *
  1750. * Return: tcp checksum
  1751. */
  1752. static inline uint16_t
  1753. hal_rx_tlv_get_tcp_chksum_be(uint8_t *buf)
  1754. {
  1755. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1756. return HAL_RX_TLV_GET_TCP_CHKSUM(rx_pkt_tlvs);
  1757. }
  1758. /**
  1759. * hal_rx_get_rx_sequence_be() - Function to retrieve rx sequence number
  1760. * @buf: Network buffer
  1761. *
  1762. * Return: rx sequence number
  1763. */
  1764. static inline
  1765. uint16_t hal_rx_get_rx_sequence_be(uint8_t *buf)
  1766. {
  1767. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1768. return HAL_RX_MPDU_SEQUENCE_NUMBER_GET(rx_pkt_tlvs);
  1769. }
  1770. #ifdef RECEIVE_OFFLOAD
  1771. #ifdef QCA_WIFI_KIWI_V2
  1772. static inline
  1773. uint16_t hal_rx_get_fisa_cumulative_l4_checksum_be(uint8_t *buf)
  1774. {
  1775. /*
  1776. * cumulative l4 checksum is not supported in V2 and
  1777. * cumulative_l4_checksum field is not present
  1778. */
  1779. return 0;
  1780. }
  1781. #else
  1782. /**
  1783. * hal_rx_get_fisa_cumulative_l4_checksum_be() - Retrieve cumulative
  1784. * checksum
  1785. * @buf: buffer pointer
  1786. *
  1787. * Return: cumulative checksum
  1788. */
  1789. static inline
  1790. uint16_t hal_rx_get_fisa_cumulative_l4_checksum_be(uint8_t *buf)
  1791. {
  1792. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1793. return HAL_RX_TLV_GET_FISA_CUMULATIVE_L4_CHECKSUM(rx_pkt_tlvs);
  1794. }
  1795. #endif
  1796. /**
  1797. * hal_rx_get_fisa_cumulative_ip_length_be() - Retrieve cumulative
  1798. * ip length
  1799. * @buf: buffer pointer
  1800. *
  1801. * Return: cumulative length
  1802. */
  1803. static inline
  1804. uint16_t hal_rx_get_fisa_cumulative_ip_length_be(uint8_t *buf)
  1805. {
  1806. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1807. return HAL_RX_TLV_GET_FISA_CUMULATIVE_IP_LENGTH(rx_pkt_tlvs);
  1808. }
  1809. /**
  1810. * hal_rx_get_udp_proto_be() - Retrieve udp proto value
  1811. * @buf: buffer
  1812. *
  1813. * Return: udp proto bit
  1814. */
  1815. static inline
  1816. bool hal_rx_get_udp_proto_be(uint8_t *buf)
  1817. {
  1818. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1819. return HAL_RX_TLV_GET_UDP_PROTO(rx_pkt_tlvs);
  1820. }
  1821. #endif
  1822. /**
  1823. * hal_rx_get_flow_agg_continuation_be() - retrieve flow agg
  1824. * continuation
  1825. * @buf: buffer
  1826. *
  1827. * Return: flow agg
  1828. */
  1829. static inline
  1830. bool hal_rx_get_flow_agg_continuation_be(uint8_t *buf)
  1831. {
  1832. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1833. return HAL_RX_TLV_GET_FLOW_AGGR_CONT(rx_pkt_tlvs);
  1834. }
  1835. /**
  1836. * hal_rx_get_flow_agg_count_be()- Retrieve flow agg count
  1837. * @buf: buffer
  1838. *
  1839. * Return: flow agg count
  1840. */
  1841. static inline
  1842. uint8_t hal_rx_get_flow_agg_count_be(uint8_t *buf)
  1843. {
  1844. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1845. return HAL_RX_TLV_GET_FLOW_AGGR_COUNT(rx_pkt_tlvs);
  1846. }
  1847. /**
  1848. * hal_rx_get_fisa_timeout_be() - Retrieve fisa timeout
  1849. * @buf: buffer
  1850. *
  1851. * Return: fisa timeout
  1852. */
  1853. static inline
  1854. bool hal_rx_get_fisa_timeout_be(uint8_t *buf)
  1855. {
  1856. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1857. return HAL_RX_TLV_GET_FISA_TIMEOUT(rx_pkt_tlvs);
  1858. }
  1859. /**
  1860. * hal_rx_mpdu_start_tlv_tag_valid_be () - API to check if RX_MPDU_START
  1861. * tlv tag is valid
  1862. *
  1863. *@rx_tlv_hdr: start address of rx_pkt_tlvs
  1864. *
  1865. * Return: true if RX_MPDU_START is valid, else false.
  1866. */
  1867. static inline uint8_t hal_rx_mpdu_start_tlv_tag_valid_be(void *rx_tlv_hdr)
  1868. {
  1869. struct rx_pkt_tlvs *rx_desc = (struct rx_pkt_tlvs *)rx_tlv_hdr;
  1870. uint32_t tlv_tag;
  1871. tlv_tag = HAL_RX_GET_USER_TLV32_TYPE(&rx_desc->mpdu_start_tlv);
  1872. return tlv_tag == WIFIRX_MPDU_START_E ? true : false;
  1873. }
  1874. /**
  1875. * hal_rx_msdu_end_offset_get_generic() - API to get the
  1876. * msdu_end structure offset rx_pkt_tlv structure
  1877. *
  1878. * NOTE: API returns offset of msdu_end TLV from structure
  1879. * rx_pkt_tlvs
  1880. */
  1881. static inline uint32_t hal_rx_msdu_end_offset_get_generic(void)
  1882. {
  1883. return RX_PKT_TLV_OFFSET(msdu_end_tlv);
  1884. }
  1885. /**
  1886. * hal_rx_mpdu_start_offset_get_generic() - API to get the
  1887. * mpdu_start structure offset rx_pkt_tlv structure
  1888. *
  1889. * NOTE: API returns offset of attn TLV from structure
  1890. * rx_pkt_tlvs
  1891. */
  1892. static inline uint32_t hal_rx_mpdu_start_offset_get_generic(void)
  1893. {
  1894. return RX_PKT_TLV_OFFSET(mpdu_start_tlv);
  1895. }
  1896. #ifndef NO_RX_PKT_HDR_TLV
  1897. static inline uint32_t hal_rx_pkt_tlv_offset_get_generic(void)
  1898. {
  1899. return RX_PKT_TLV_OFFSET(pkt_hdr_tlv);
  1900. }
  1901. #endif
  1902. #ifdef CONFIG_WORD_BASED_TLV
  1903. #define MPDU_START_WMASK 0x074C
  1904. #define MSDU_END_WMASK 0x13FC1
  1905. /**
  1906. * hal_rx_mpdu_start_wmask_get_be() - API to get the mpdu_start_tlv word mask
  1907. *
  1908. * return: Word mask for MPDU start tlv
  1909. */
  1910. static inline uint32_t hal_rx_mpdu_start_wmask_get_be(void)
  1911. {
  1912. return MPDU_START_WMASK;
  1913. }
  1914. /**
  1915. * hal_rx_msdu_end_wmask_get_be() - API to get the msdu_end_tlv word mask
  1916. *
  1917. * return: Word mask for MSDU end tlv
  1918. */
  1919. static inline uint32_t hal_rx_msdu_end_wmask_get_be(void)
  1920. {
  1921. return MSDU_END_WMASK;
  1922. }
  1923. #endif
  1924. #ifdef RECEIVE_OFFLOAD
  1925. static inline int
  1926. hal_rx_tlv_get_offload_info_be(uint8_t *rx_tlv,
  1927. struct hal_offload_info *offload_info)
  1928. {
  1929. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)rx_tlv;
  1930. offload_info->lro_eligible = HAL_RX_TLV_GET_LRO_ELIGIBLE(rx_pkt_tlvs);
  1931. offload_info->flow_id = HAL_RX_TLV_GET_FLOW_ID_TOEPLITZ(rx_pkt_tlvs);
  1932. offload_info->ipv6_proto = HAL_RX_TLV_GET_IPV6(rx_pkt_tlvs);
  1933. offload_info->tcp_proto = HAL_RX_TLV_GET_TCP_PROTO(rx_pkt_tlvs);
  1934. if (offload_info->tcp_proto) {
  1935. offload_info->tcp_pure_ack =
  1936. HAL_RX_TLV_GET_TCP_PURE_ACK(rx_pkt_tlvs);
  1937. offload_info->tcp_offset =
  1938. HAL_RX_TLV_GET_TCP_OFFSET(rx_pkt_tlvs);
  1939. offload_info->tcp_win = HAL_RX_TLV_GET_TCP_WIN(rx_pkt_tlvs);
  1940. offload_info->tcp_seq_num = HAL_RX_TLV_GET_TCP_SEQ(rx_pkt_tlvs);
  1941. offload_info->tcp_ack_num = HAL_RX_TLV_GET_TCP_ACK(rx_pkt_tlvs);
  1942. }
  1943. return 0;
  1944. }
  1945. static inline int hal_rx_get_proto_params_be(uint8_t *buf, void *proto_params)
  1946. {
  1947. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1948. struct hal_proto_params *param =
  1949. (struct hal_proto_params *)proto_params;
  1950. param->tcp_proto = HAL_RX_TLV_GET_TCP_PROTO(rx_pkt_tlvs);
  1951. param->udp_proto = HAL_RX_TLV_GET_UDP_PROTO(rx_pkt_tlvs);
  1952. param->ipv6_proto = HAL_RX_TLV_GET_IPV6(rx_pkt_tlvs);
  1953. return 0;
  1954. }
  1955. static inline int hal_rx_get_l3_l4_offsets_be(uint8_t *buf,
  1956. uint32_t *l3_hdr_offset,
  1957. uint32_t *l4_hdr_offset)
  1958. {
  1959. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1960. *l3_hdr_offset = HAL_RX_TLV_GET_IP_OFFSET(rx_pkt_tlvs);
  1961. *l4_hdr_offset = HAL_RX_TLV_GET_TCP_OFFSET(rx_pkt_tlvs);
  1962. return 0;
  1963. }
  1964. #endif
  1965. /**
  1966. * hal_rx_msdu_start_msdu_len_get_be() - API to get the MSDU length from
  1967. * rx_msdu_start TLV
  1968. * @buf: pointer to the start of RX PKT TLV headers
  1969. *
  1970. * Return: msdu length
  1971. */
  1972. static inline uint32_t hal_rx_msdu_start_msdu_len_get_be(uint8_t *buf)
  1973. {
  1974. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1975. uint32_t msdu_len;
  1976. msdu_len = HAL_RX_TLV_MSDU_LEN_GET(rx_pkt_tlvs);
  1977. return msdu_len;
  1978. }
  1979. /**
  1980. * hal_rx_get_frame_ctrl_field_be() - Function to retrieve frame control field
  1981. * @buf: Network buffer
  1982. *
  1983. * Return: frame control field
  1984. */
  1985. static inline uint16_t hal_rx_get_frame_ctrl_field_be(uint8_t *buf)
  1986. {
  1987. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1988. uint16_t frame_ctrl = 0;
  1989. frame_ctrl = HAL_RX_MPDU_GET_FRAME_CONTROL_FIELD(rx_pkt_tlvs);
  1990. return frame_ctrl;
  1991. }
  1992. /**
  1993. * hal_rx_tlv_get_is_decrypted_be() - API to get the decrypt status of
  1994. * the packet from msdu_end
  1995. * @buf: pointer to the start of RX PKT TLV header
  1996. *
  1997. * Return: uint32_t(decryt status)
  1998. */
  1999. static inline uint32_t hal_rx_tlv_get_is_decrypted_be(uint8_t *buf)
  2000. {
  2001. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  2002. uint32_t is_decrypt = 0;
  2003. uint32_t decrypt_status;
  2004. decrypt_status = HAL_RX_TLV_DECRYPT_STATUS_GET(rx_pkt_tlvs);
  2005. if (!decrypt_status)
  2006. is_decrypt = 1;
  2007. return is_decrypt;
  2008. }
  2009. #ifdef NO_RX_PKT_HDR_TLV
  2010. /**
  2011. * hal_rx_pkt_hdr_get_be() - API to get 80211 header
  2012. * @buf: start of rx_pkt_tlv
  2013. *
  2014. * If NO_RX_PKT_HDR_TLV is enabled, then this API assume caller gives a raw
  2015. * data, get 80211 header from packet data directly.
  2016. * If NO_RX_PKT_HDR_TLV is disabled, then get it from rx_pkt_hdr_tlv in
  2017. * rx_pkt_tlvs.
  2018. *
  2019. * Return: pointer to start of 80211 header
  2020. */
  2021. static inline uint8_t *hal_rx_pkt_hdr_get_be(uint8_t *buf)
  2022. {
  2023. return buf + RX_PKT_TLVS_LEN;
  2024. }
  2025. #else
  2026. static inline uint8_t *hal_rx_pkt_hdr_get_be(uint8_t *buf)
  2027. {
  2028. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  2029. return pkt_tlvs->pkt_hdr_tlv.rx_pkt_hdr;
  2030. }
  2031. #endif
  2032. /**
  2033. * hal_rx_tlv_csum_err_get_be() - Get IP and tcp-udp checksum fail flag
  2034. * @rx_tlv_hdr: start address of rx_tlv_hdr
  2035. * @ip_csum_err: buffer to return ip_csum_fail flag
  2036. * @tcp_udp_csum_err: placeholder to return tcp-udp checksum fail flag
  2037. *
  2038. * Return: None
  2039. */
  2040. static inline void
  2041. hal_rx_tlv_csum_err_get_be(uint8_t *rx_tlv_hdr, uint32_t *ip_csum_err,
  2042. uint32_t *tcp_udp_csum_err)
  2043. {
  2044. struct rx_pkt_tlvs *rx_pkt_tlvs =
  2045. (struct rx_pkt_tlvs *)rx_tlv_hdr;
  2046. *ip_csum_err = HAL_RX_TLV_IP_CSUM_FAIL_GET(rx_pkt_tlvs);
  2047. *tcp_udp_csum_err = HAL_RX_TLV_TCP_UDP_CSUM_FAIL_GET(rx_pkt_tlvs);
  2048. }
  2049. static inline
  2050. uint32_t hal_rx_tlv_mpdu_len_err_get_be(void *hw_desc_addr)
  2051. {
  2052. struct rx_pkt_tlvs *rx_pkt_tlvs =
  2053. (struct rx_pkt_tlvs *)hw_desc_addr;
  2054. return HAL_RX_TLV_MPDU_LEN_ERR_GET(rx_pkt_tlvs);
  2055. }
  2056. static inline
  2057. uint32_t hal_rx_tlv_mpdu_fcs_err_get_be(void *hw_desc_addr)
  2058. {
  2059. struct rx_pkt_tlvs *rx_pkt_tlvs =
  2060. (struct rx_pkt_tlvs *)hw_desc_addr;
  2061. return HAL_RX_TLV_MPDU_FCS_ERR_GET(rx_pkt_tlvs);
  2062. }
  2063. /**
  2064. * hal_rx_get_rx_more_frag_bit() - Function to retrieve more fragment bit
  2065. * @buf: Network buffer
  2066. *
  2067. * Return: rx more fragment bit
  2068. */
  2069. static inline
  2070. uint8_t hal_rx_get_rx_more_frag_bit(uint8_t *buf)
  2071. {
  2072. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  2073. uint16_t frame_ctrl = 0;
  2074. frame_ctrl = HAL_RX_MPDU_GET_FRAME_CONTROL_FIELD(pkt_tlvs) >>
  2075. DOT11_FC1_MORE_FRAG_OFFSET;
  2076. /* more fragment bit if at offset bit 4 */
  2077. return frame_ctrl;
  2078. }
  2079. /**
  2080. * hal_rx_msdu_is_wlan_mcast_generic_be() - Check if the buffer is for
  2081. * multicast address
  2082. * @nbuf: Network buffer
  2083. *
  2084. * Return: flag to indicate whether the nbuf has MC/BC address
  2085. */
  2086. static inline uint32_t hal_rx_msdu_is_wlan_mcast_generic_be(qdf_nbuf_t nbuf)
  2087. {
  2088. uint8_t *buf = qdf_nbuf_data(nbuf);
  2089. return HAL_RX_TLV_IS_MCAST_GET(buf);;
  2090. }
  2091. /**
  2092. * hal_rx_msdu_start_msdu_len_set_be() - API to set the MSDU length
  2093. * from rx_msdu_start TLV
  2094. * @buf: pointer to the start of RX PKT TLV headers
  2095. * @len: msdu length
  2096. *
  2097. * Return: none
  2098. */
  2099. static inline void
  2100. hal_rx_msdu_start_msdu_len_set_be(uint8_t *buf, uint32_t len)
  2101. {
  2102. HAL_RX_TLV_MSDU_LEN_GET(buf) = len;
  2103. }
  2104. /**
  2105. * hal_rx_mpdu_start_mpdu_qos_control_valid_get_be() -
  2106. * Retrieve qos control valid bit from the tlv.
  2107. * @buf: pointer to rx pkt TLV.
  2108. *
  2109. * Return: qos control value.
  2110. */
  2111. static inline uint32_t
  2112. hal_rx_mpdu_start_mpdu_qos_control_valid_get_be(uint8_t *buf)
  2113. {
  2114. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  2115. return HAL_RX_MPDU_INFO_QOS_CONTROL_VALID_GET(pkt_tlvs);
  2116. }
  2117. /**
  2118. * hal_rx_msdu_end_sa_sw_peer_id_get_be() - API to get the
  2119. * sa_sw_peer_id from rx_msdu_end TLV
  2120. * @buf: pointer to the start of RX PKT TLV headers
  2121. *
  2122. * Return: sa_sw_peer_id index
  2123. */
  2124. static inline uint32_t
  2125. hal_rx_msdu_end_sa_sw_peer_id_get_be(uint8_t *buf)
  2126. {
  2127. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  2128. hal_rx_msdu_end_t *msdu_end = &pkt_tlvs->msdu_end_tlv.rx_msdu_end;
  2129. return HAL_RX_MSDU_END_SA_SW_PEER_ID_GET(msdu_end);
  2130. }
  2131. #endif /* _HAL_BE_RX_TLV_H_ */