dp_rx.h 56 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #ifndef _DP_RX_H
  19. #define _DP_RX_H
  20. #include "hal_rx.h"
  21. #include "dp_peer.h"
  22. #include "dp_internal.h"
  23. #ifdef RXDMA_OPTIMIZATION
  24. #ifndef RX_DATA_BUFFER_ALIGNMENT
  25. #define RX_DATA_BUFFER_ALIGNMENT 128
  26. #endif
  27. #ifndef RX_MONITOR_BUFFER_ALIGNMENT
  28. #define RX_MONITOR_BUFFER_ALIGNMENT 128
  29. #endif
  30. #else /* RXDMA_OPTIMIZATION */
  31. #define RX_DATA_BUFFER_ALIGNMENT 4
  32. #define RX_MONITOR_BUFFER_ALIGNMENT 4
  33. #endif /* RXDMA_OPTIMIZATION */
  34. #ifdef QCA_HOST2FW_RXBUF_RING
  35. #define DP_WBM2SW_RBM(sw0_bm_id) HAL_RX_BUF_RBM_SW1_BM(sw0_bm_id)
  36. /* RBM value used for re-injecting defragmented packets into REO */
  37. #define DP_DEFRAG_RBM(sw0_bm_id) HAL_RX_BUF_RBM_SW3_BM(sw0_bm_id)
  38. #else
  39. #define DP_WBM2SW_RBM(sw0_bm_id) HAL_RX_BUF_RBM_SW3_BM(sw0_bm_id)
  40. #define DP_DEFRAG_RBM(sw0_bm_id) DP_WBM2SW_RBM(sw0_bm_id)
  41. #endif /* QCA_HOST2FW_RXBUF_RING */
  42. #define RX_BUFFER_RESERVATION 0
  43. #define DP_PEER_METADATA_PEER_ID_MASK 0x0000ffff
  44. #define DP_PEER_METADATA_PEER_ID_SHIFT 0
  45. #define DP_PEER_METADATA_VDEV_ID_MASK 0x003f0000
  46. #define DP_PEER_METADATA_VDEV_ID_SHIFT 16
  47. #define DP_PEER_METADATA_OFFLOAD_MASK 0x01000000
  48. #define DP_PEER_METADATA_OFFLOAD_SHIFT 24
  49. #define DP_DEFAULT_NOISEFLOOR (-96)
  50. #define DP_PEER_METADATA_PEER_ID_GET(_peer_metadata) \
  51. (((_peer_metadata) & DP_PEER_METADATA_PEER_ID_MASK) \
  52. >> DP_PEER_METADATA_PEER_ID_SHIFT)
  53. #define DP_PEER_METADATA_VDEV_ID_GET(_peer_metadata) \
  54. (((_peer_metadata) & DP_PEER_METADATA_VDEV_ID_MASK) \
  55. >> DP_PEER_METADATA_VDEV_ID_SHIFT)
  56. #define DP_PEER_METADATA_OFFLOAD_GET(_peer_metadata) \
  57. (((_peer_metadata) & DP_PEER_METADATA_OFFLOAD_MASK) \
  58. >> DP_PEER_METADATA_OFFLOAD_SHIFT)
  59. #define DP_RX_DESC_MAGIC 0xdec0de
  60. #define dp_rx_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX, params)
  61. #define dp_rx_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_RX, params)
  62. #define dp_rx_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX, params)
  63. #define dp_rx_info(params...) \
  64. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX, ## params)
  65. #define dp_rx_info_rl(params...) \
  66. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX, ## params)
  67. #define dp_rx_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX, params)
  68. /**
  69. * enum dp_rx_desc_state
  70. *
  71. * @RX_DESC_REPLENISH: rx desc replenished
  72. * @RX_DESC_FREELIST: rx desc in freelist
  73. */
  74. enum dp_rx_desc_state {
  75. RX_DESC_REPLENISHED,
  76. RX_DESC_IN_FREELIST,
  77. };
  78. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  79. /**
  80. * struct dp_rx_desc_dbg_info
  81. *
  82. * @freelist_caller: name of the function that put the
  83. * the rx desc in freelist
  84. * @freelist_ts: timestamp when the rx desc is put in
  85. * a freelist
  86. * @replenish_caller: name of the function that last
  87. * replenished the rx desc
  88. * @replenish_ts: last replenish timestamp
  89. * @prev_nbuf: previous nbuf info
  90. * @prev_nbuf_data_addr: previous nbuf data address
  91. */
  92. struct dp_rx_desc_dbg_info {
  93. char freelist_caller[QDF_MEM_FUNC_NAME_SIZE];
  94. uint64_t freelist_ts;
  95. char replenish_caller[QDF_MEM_FUNC_NAME_SIZE];
  96. uint64_t replenish_ts;
  97. qdf_nbuf_t prev_nbuf;
  98. uint8_t *prev_nbuf_data_addr;
  99. };
  100. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  101. /**
  102. * struct dp_rx_desc
  103. *
  104. * @nbuf : VA of the "skb" posted
  105. * @rx_buf_start : VA of the original Rx buffer, before
  106. * movement of any skb->data pointer
  107. * @paddr_buf_start : PA of the original Rx buffer, before
  108. * movement of any frag pointer
  109. * @cookie : index into the sw array which holds
  110. * the sw Rx descriptors
  111. * Cookie space is 21 bits:
  112. * lower 18 bits -- index
  113. * upper 3 bits -- pool_id
  114. * @pool_id : pool Id for which this allocated.
  115. * Can only be used if there is no flow
  116. * steering
  117. * @in_use rx_desc is in use
  118. * @unmapped used to mark rx_desc an unmapped if the corresponding
  119. * nbuf is already unmapped
  120. * @in_err_state : Nbuf sanity failed for this descriptor.
  121. * @nbuf_data_addr : VA of nbuf data posted
  122. */
  123. struct dp_rx_desc {
  124. qdf_nbuf_t nbuf;
  125. uint8_t *rx_buf_start;
  126. qdf_dma_addr_t paddr_buf_start;
  127. uint32_t cookie;
  128. uint8_t pool_id;
  129. #ifdef RX_DESC_DEBUG_CHECK
  130. uint32_t magic;
  131. uint8_t *nbuf_data_addr;
  132. struct dp_rx_desc_dbg_info *dbg_info;
  133. #endif
  134. uint8_t in_use:1,
  135. unmapped:1,
  136. in_err_state:1;
  137. };
  138. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  139. #ifdef ATH_RX_PRI_SAVE
  140. #define DP_RX_TID_SAVE(_nbuf, _tid) \
  141. (qdf_nbuf_set_priority(_nbuf, _tid))
  142. #else
  143. #define DP_RX_TID_SAVE(_nbuf, _tid)
  144. #endif
  145. /* RX Descriptor Multi Page memory alloc related */
  146. #define DP_RX_DESC_OFFSET_NUM_BITS 8
  147. #define DP_RX_DESC_PAGE_ID_NUM_BITS 8
  148. #define DP_RX_DESC_POOL_ID_NUM_BITS 4
  149. #define DP_RX_DESC_PAGE_ID_SHIFT DP_RX_DESC_OFFSET_NUM_BITS
  150. #define DP_RX_DESC_POOL_ID_SHIFT \
  151. (DP_RX_DESC_OFFSET_NUM_BITS + DP_RX_DESC_PAGE_ID_NUM_BITS)
  152. #define RX_DESC_MULTI_PAGE_COOKIE_POOL_ID_MASK \
  153. (((1 << DP_RX_DESC_POOL_ID_NUM_BITS) - 1) << DP_RX_DESC_POOL_ID_SHIFT)
  154. #define RX_DESC_MULTI_PAGE_COOKIE_PAGE_ID_MASK \
  155. (((1 << DP_RX_DESC_PAGE_ID_NUM_BITS) - 1) << \
  156. DP_RX_DESC_PAGE_ID_SHIFT)
  157. #define RX_DESC_MULTI_PAGE_COOKIE_OFFSET_MASK \
  158. ((1 << DP_RX_DESC_OFFSET_NUM_BITS) - 1)
  159. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_POOL_ID(_cookie) \
  160. (((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_POOL_ID_MASK) >> \
  161. DP_RX_DESC_POOL_ID_SHIFT)
  162. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_PAGE_ID(_cookie) \
  163. (((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_PAGE_ID_MASK) >> \
  164. DP_RX_DESC_PAGE_ID_SHIFT)
  165. #define DP_RX_DESC_MULTI_PAGE_COOKIE_GET_OFFSET(_cookie) \
  166. ((_cookie) & RX_DESC_MULTI_PAGE_COOKIE_OFFSET_MASK)
  167. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  168. #define RX_DESC_COOKIE_INDEX_SHIFT 0
  169. #define RX_DESC_COOKIE_INDEX_MASK 0x3ffff /* 18 bits */
  170. #define RX_DESC_COOKIE_POOL_ID_SHIFT 18
  171. #define RX_DESC_COOKIE_POOL_ID_MASK 0x1c0000
  172. #define DP_RX_DESC_COOKIE_MAX \
  173. (RX_DESC_COOKIE_INDEX_MASK | RX_DESC_COOKIE_POOL_ID_MASK)
  174. #define DP_RX_DESC_COOKIE_POOL_ID_GET(_cookie) \
  175. (((_cookie) & RX_DESC_COOKIE_POOL_ID_MASK) >> \
  176. RX_DESC_COOKIE_POOL_ID_SHIFT)
  177. #define DP_RX_DESC_COOKIE_INDEX_GET(_cookie) \
  178. (((_cookie) & RX_DESC_COOKIE_INDEX_MASK) >> \
  179. RX_DESC_COOKIE_INDEX_SHIFT)
  180. #define dp_rx_add_to_free_desc_list(head, tail, new) \
  181. __dp_rx_add_to_free_desc_list(head, tail, new, __func__)
  182. #define dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool, \
  183. num_buffers, desc_list, tail) \
  184. __dp_rx_buffers_replenish(soc, mac_id, rxdma_srng, rx_desc_pool, \
  185. num_buffers, desc_list, tail, __func__)
  186. #ifdef DP_RX_SPECIAL_FRAME_NEED
  187. /**
  188. * dp_rx_is_special_frame() - check is RX frame special needed
  189. *
  190. * @nbuf: RX skb pointer
  191. * @frame_mask: the mask for speical frame needed
  192. *
  193. * Check is RX frame wanted matched with mask
  194. *
  195. * Return: true - special frame needed, false - no
  196. */
  197. static inline
  198. bool dp_rx_is_special_frame(qdf_nbuf_t nbuf, uint32_t frame_mask)
  199. {
  200. if (((frame_mask & FRAME_MASK_IPV4_ARP) &&
  201. qdf_nbuf_is_ipv4_arp_pkt(nbuf)) ||
  202. ((frame_mask & FRAME_MASK_IPV4_DHCP) &&
  203. qdf_nbuf_is_ipv4_dhcp_pkt(nbuf)) ||
  204. ((frame_mask & FRAME_MASK_IPV4_EAPOL) &&
  205. qdf_nbuf_is_ipv4_eapol_pkt(nbuf)) ||
  206. ((frame_mask & FRAME_MASK_IPV6_DHCP) &&
  207. qdf_nbuf_is_ipv6_dhcp_pkt(nbuf)))
  208. return true;
  209. return false;
  210. }
  211. /**
  212. * dp_rx_deliver_special_frame() - Deliver the RX special frame to stack
  213. * if matches mask
  214. *
  215. * @soc: Datapath soc handler
  216. * @peer: pointer to DP peer
  217. * @nbuf: pointer to the skb of RX frame
  218. * @frame_mask: the mask for speical frame needed
  219. * @rx_tlv_hdr: start of rx tlv header
  220. *
  221. * note: Msdu_len must have been stored in QDF_NBUF_CB_RX_PKT_LEN(nbuf) and
  222. * single nbuf is expected.
  223. *
  224. * return: true - nbuf has been delivered to stack, false - not.
  225. */
  226. bool dp_rx_deliver_special_frame(struct dp_soc *soc, struct dp_peer *peer,
  227. qdf_nbuf_t nbuf, uint32_t frame_mask,
  228. uint8_t *rx_tlv_hdr);
  229. #else
  230. static inline
  231. bool dp_rx_is_special_frame(qdf_nbuf_t nbuf, uint32_t frame_mask)
  232. {
  233. return false;
  234. }
  235. static inline
  236. bool dp_rx_deliver_special_frame(struct dp_soc *soc, struct dp_peer *peer,
  237. qdf_nbuf_t nbuf, uint32_t frame_mask,
  238. uint8_t *rx_tlv_hdr)
  239. {
  240. return false;
  241. }
  242. #endif
  243. /* DOC: Offset to obtain LLC hdr
  244. *
  245. * In the case of Wifi parse error
  246. * to reach LLC header from beginning
  247. * of VLAN tag we need to skip 8 bytes.
  248. * Vlan_tag(4)+length(2)+length added
  249. * by HW(2) = 8 bytes.
  250. */
  251. #define DP_SKIP_VLAN 8
  252. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  253. /**
  254. * struct dp_rx_cached_buf - rx cached buffer
  255. * @list: linked list node
  256. * @buf: skb buffer
  257. */
  258. struct dp_rx_cached_buf {
  259. qdf_list_node_t node;
  260. qdf_nbuf_t buf;
  261. };
  262. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  263. /*
  264. *dp_rx_xor_block() - xor block of data
  265. *@b: destination data block
  266. *@a: source data block
  267. *@len: length of the data to process
  268. *
  269. *Returns: None
  270. */
  271. static inline void dp_rx_xor_block(uint8_t *b, const uint8_t *a, qdf_size_t len)
  272. {
  273. qdf_size_t i;
  274. for (i = 0; i < len; i++)
  275. b[i] ^= a[i];
  276. }
  277. /*
  278. *dp_rx_rotl() - rotate the bits left
  279. *@val: unsigned integer input value
  280. *@bits: number of bits
  281. *
  282. *Returns: Integer with left rotated by number of 'bits'
  283. */
  284. static inline uint32_t dp_rx_rotl(uint32_t val, int bits)
  285. {
  286. return (val << bits) | (val >> (32 - bits));
  287. }
  288. /*
  289. *dp_rx_rotr() - rotate the bits right
  290. *@val: unsigned integer input value
  291. *@bits: number of bits
  292. *
  293. *Returns: Integer with right rotated by number of 'bits'
  294. */
  295. static inline uint32_t dp_rx_rotr(uint32_t val, int bits)
  296. {
  297. return (val >> bits) | (val << (32 - bits));
  298. }
  299. /*
  300. * dp_set_rx_queue() - set queue_mapping in skb
  301. * @nbuf: skb
  302. * @queue_id: rx queue_id
  303. *
  304. * Return: void
  305. */
  306. #ifdef QCA_OL_RX_MULTIQ_SUPPORT
  307. static inline void dp_set_rx_queue(qdf_nbuf_t nbuf, uint8_t queue_id)
  308. {
  309. qdf_nbuf_record_rx_queue(nbuf, queue_id);
  310. return;
  311. }
  312. #else
  313. static inline void dp_set_rx_queue(qdf_nbuf_t nbuf, uint8_t queue_id)
  314. {
  315. }
  316. #endif
  317. /*
  318. *dp_rx_xswap() - swap the bits left
  319. *@val: unsigned integer input value
  320. *
  321. *Returns: Integer with bits swapped
  322. */
  323. static inline uint32_t dp_rx_xswap(uint32_t val)
  324. {
  325. return ((val & 0x00ff00ff) << 8) | ((val & 0xff00ff00) >> 8);
  326. }
  327. /*
  328. *dp_rx_get_le32_split() - get little endian 32 bits split
  329. *@b0: byte 0
  330. *@b1: byte 1
  331. *@b2: byte 2
  332. *@b3: byte 3
  333. *
  334. *Returns: Integer with split little endian 32 bits
  335. */
  336. static inline uint32_t dp_rx_get_le32_split(uint8_t b0, uint8_t b1, uint8_t b2,
  337. uint8_t b3)
  338. {
  339. return b0 | (b1 << 8) | (b2 << 16) | (b3 << 24);
  340. }
  341. /*
  342. *dp_rx_get_le32() - get little endian 32 bits
  343. *@b0: byte 0
  344. *@b1: byte 1
  345. *@b2: byte 2
  346. *@b3: byte 3
  347. *
  348. *Returns: Integer with little endian 32 bits
  349. */
  350. static inline uint32_t dp_rx_get_le32(const uint8_t *p)
  351. {
  352. return dp_rx_get_le32_split(p[0], p[1], p[2], p[3]);
  353. }
  354. /*
  355. * dp_rx_put_le32() - put little endian 32 bits
  356. * @p: destination char array
  357. * @v: source 32-bit integer
  358. *
  359. * Returns: None
  360. */
  361. static inline void dp_rx_put_le32(uint8_t *p, uint32_t v)
  362. {
  363. p[0] = (v) & 0xff;
  364. p[1] = (v >> 8) & 0xff;
  365. p[2] = (v >> 16) & 0xff;
  366. p[3] = (v >> 24) & 0xff;
  367. }
  368. /* Extract michal mic block of data */
  369. #define dp_rx_michael_block(l, r) \
  370. do { \
  371. r ^= dp_rx_rotl(l, 17); \
  372. l += r; \
  373. r ^= dp_rx_xswap(l); \
  374. l += r; \
  375. r ^= dp_rx_rotl(l, 3); \
  376. l += r; \
  377. r ^= dp_rx_rotr(l, 2); \
  378. l += r; \
  379. } while (0)
  380. /**
  381. * struct dp_rx_desc_list_elem_t
  382. *
  383. * @next : Next pointer to form free list
  384. * @rx_desc : DP Rx descriptor
  385. */
  386. union dp_rx_desc_list_elem_t {
  387. union dp_rx_desc_list_elem_t *next;
  388. struct dp_rx_desc rx_desc;
  389. };
  390. #ifdef RX_DESC_MULTI_PAGE_ALLOC
  391. /**
  392. * dp_rx_desc_find() - find dp rx descriptor from page ID and offset
  393. * @page_id: Page ID
  394. * @offset: Offset of the descriptor element
  395. *
  396. * Return: RX descriptor element
  397. */
  398. union dp_rx_desc_list_elem_t *dp_rx_desc_find(uint16_t page_id, uint16_t offset,
  399. struct rx_desc_pool *rx_pool);
  400. static inline
  401. struct dp_rx_desc *dp_get_rx_desc_from_cookie(struct dp_soc *soc,
  402. struct rx_desc_pool *pool,
  403. uint32_t cookie)
  404. {
  405. uint8_t pool_id = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_POOL_ID(cookie);
  406. uint16_t page_id = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_PAGE_ID(cookie);
  407. uint8_t offset = DP_RX_DESC_MULTI_PAGE_COOKIE_GET_OFFSET(cookie);
  408. struct rx_desc_pool *rx_desc_pool;
  409. union dp_rx_desc_list_elem_t *rx_desc_elem;
  410. if (qdf_unlikely(pool_id >= MAX_RXDESC_POOLS))
  411. return NULL;
  412. rx_desc_pool = &pool[pool_id];
  413. rx_desc_elem = (union dp_rx_desc_list_elem_t *)
  414. (rx_desc_pool->desc_pages.cacheable_pages[page_id] +
  415. rx_desc_pool->elem_size * offset);
  416. return &rx_desc_elem->rx_desc;
  417. }
  418. /**
  419. * dp_rx_cookie_2_va_rxdma_buf() - Converts cookie to a virtual address of
  420. * the Rx descriptor on Rx DMA source ring buffer
  421. * @soc: core txrx main context
  422. * @cookie: cookie used to lookup virtual address
  423. *
  424. * Return: Pointer to the Rx descriptor
  425. */
  426. static inline
  427. struct dp_rx_desc *dp_rx_cookie_2_va_rxdma_buf(struct dp_soc *soc,
  428. uint32_t cookie)
  429. {
  430. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_buf[0], cookie);
  431. }
  432. /**
  433. * dp_rx_cookie_2_va_mon_buf() - Converts cookie to a virtual address of
  434. * the Rx descriptor on monitor ring buffer
  435. * @soc: core txrx main context
  436. * @cookie: cookie used to lookup virtual address
  437. *
  438. * Return: Pointer to the Rx descriptor
  439. */
  440. static inline
  441. struct dp_rx_desc *dp_rx_cookie_2_va_mon_buf(struct dp_soc *soc,
  442. uint32_t cookie)
  443. {
  444. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_mon[0], cookie);
  445. }
  446. /**
  447. * dp_rx_cookie_2_va_mon_status() - Converts cookie to a virtual address of
  448. * the Rx descriptor on monitor status ring buffer
  449. * @soc: core txrx main context
  450. * @cookie: cookie used to lookup virtual address
  451. *
  452. * Return: Pointer to the Rx descriptor
  453. */
  454. static inline
  455. struct dp_rx_desc *dp_rx_cookie_2_va_mon_status(struct dp_soc *soc,
  456. uint32_t cookie)
  457. {
  458. return dp_get_rx_desc_from_cookie(soc, &soc->rx_desc_status[0], cookie);
  459. }
  460. #else
  461. void dp_rx_desc_pool_init(struct dp_soc *soc, uint32_t pool_id,
  462. uint32_t pool_size,
  463. struct rx_desc_pool *rx_desc_pool);
  464. /**
  465. * dp_rx_cookie_2_va_rxdma_buf() - Converts cookie to a virtual address of
  466. * the Rx descriptor on Rx DMA source ring buffer
  467. * @soc: core txrx main context
  468. * @cookie: cookie used to lookup virtual address
  469. *
  470. * Return: void *: Virtual Address of the Rx descriptor
  471. */
  472. static inline
  473. void *dp_rx_cookie_2_va_rxdma_buf(struct dp_soc *soc, uint32_t cookie)
  474. {
  475. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  476. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  477. struct rx_desc_pool *rx_desc_pool;
  478. if (qdf_unlikely(pool_id >= MAX_RXDESC_POOLS))
  479. return NULL;
  480. rx_desc_pool = &soc->rx_desc_buf[pool_id];
  481. if (qdf_unlikely(index >= rx_desc_pool->pool_size))
  482. return NULL;
  483. return &rx_desc_pool->array[index].rx_desc;
  484. }
  485. /**
  486. * dp_rx_cookie_2_va_mon_buf() - Converts cookie to a virtual address of
  487. * the Rx descriptor on monitor ring buffer
  488. * @soc: core txrx main context
  489. * @cookie: cookie used to lookup virtual address
  490. *
  491. * Return: void *: Virtual Address of the Rx descriptor
  492. */
  493. static inline
  494. void *dp_rx_cookie_2_va_mon_buf(struct dp_soc *soc, uint32_t cookie)
  495. {
  496. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  497. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  498. /* TODO */
  499. /* Add sanity for pool_id & index */
  500. return &(soc->rx_desc_mon[pool_id].array[index].rx_desc);
  501. }
  502. /**
  503. * dp_rx_cookie_2_va_mon_status() - Converts cookie to a virtual address of
  504. * the Rx descriptor on monitor status ring buffer
  505. * @soc: core txrx main context
  506. * @cookie: cookie used to lookup virtual address
  507. *
  508. * Return: void *: Virtual Address of the Rx descriptor
  509. */
  510. static inline
  511. void *dp_rx_cookie_2_va_mon_status(struct dp_soc *soc, uint32_t cookie)
  512. {
  513. uint8_t pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(cookie);
  514. uint16_t index = DP_RX_DESC_COOKIE_INDEX_GET(cookie);
  515. /* TODO */
  516. /* Add sanity for pool_id & index */
  517. return &(soc->rx_desc_status[pool_id].array[index].rx_desc);
  518. }
  519. #endif /* RX_DESC_MULTI_PAGE_ALLOC */
  520. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  521. static inline bool dp_rx_check_ap_bridge(struct dp_vdev *vdev)
  522. {
  523. return vdev->ap_bridge_enabled;
  524. }
  525. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  526. static inline QDF_STATUS
  527. dp_rx_cookie_check_and_invalidate(hal_ring_desc_t ring_desc)
  528. {
  529. if (qdf_unlikely(HAL_RX_REO_BUF_COOKIE_INVALID_GET(ring_desc)))
  530. return QDF_STATUS_E_FAILURE;
  531. HAL_RX_REO_BUF_COOKIE_INVALID_SET(ring_desc);
  532. return QDF_STATUS_SUCCESS;
  533. }
  534. /**
  535. * dp_rx_cookie_reset_invalid_bit() - Reset the invalid bit of the cookie
  536. * field in ring descriptor
  537. * @ring_desc: ring descriptor
  538. *
  539. * Return: None
  540. */
  541. static inline void
  542. dp_rx_cookie_reset_invalid_bit(hal_ring_desc_t ring_desc)
  543. {
  544. HAL_RX_REO_BUF_COOKIE_INVALID_RESET(ring_desc);
  545. }
  546. #else
  547. static inline QDF_STATUS
  548. dp_rx_cookie_check_and_invalidate(hal_ring_desc_t ring_desc)
  549. {
  550. return QDF_STATUS_SUCCESS;
  551. }
  552. static inline void
  553. dp_rx_cookie_reset_invalid_bit(hal_ring_desc_t ring_desc)
  554. {
  555. }
  556. #endif
  557. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  558. QDF_STATUS dp_rx_desc_pool_is_allocated(struct rx_desc_pool *rx_desc_pool);
  559. QDF_STATUS dp_rx_desc_pool_alloc(struct dp_soc *soc,
  560. uint32_t pool_size,
  561. struct rx_desc_pool *rx_desc_pool);
  562. void dp_rx_desc_pool_init(struct dp_soc *soc, uint32_t pool_id,
  563. uint32_t pool_size,
  564. struct rx_desc_pool *rx_desc_pool);
  565. void dp_rx_add_desc_list_to_free_list(struct dp_soc *soc,
  566. union dp_rx_desc_list_elem_t **local_desc_list,
  567. union dp_rx_desc_list_elem_t **tail,
  568. uint16_t pool_id,
  569. struct rx_desc_pool *rx_desc_pool);
  570. uint16_t dp_rx_get_free_desc_list(struct dp_soc *soc, uint32_t pool_id,
  571. struct rx_desc_pool *rx_desc_pool,
  572. uint16_t num_descs,
  573. union dp_rx_desc_list_elem_t **desc_list,
  574. union dp_rx_desc_list_elem_t **tail);
  575. QDF_STATUS dp_rx_pdev_desc_pool_alloc(struct dp_pdev *pdev);
  576. void dp_rx_pdev_desc_pool_free(struct dp_pdev *pdev);
  577. QDF_STATUS dp_rx_pdev_desc_pool_init(struct dp_pdev *pdev);
  578. void dp_rx_pdev_desc_pool_deinit(struct dp_pdev *pdev);
  579. void dp_rx_desc_pool_deinit(struct dp_soc *soc,
  580. struct rx_desc_pool *rx_desc_pool,
  581. uint32_t pool_id);
  582. QDF_STATUS dp_rx_pdev_attach(struct dp_pdev *pdev);
  583. QDF_STATUS dp_rx_pdev_buffers_alloc(struct dp_pdev *pdev);
  584. void dp_rx_pdev_buffers_free(struct dp_pdev *pdev);
  585. void dp_rx_pdev_detach(struct dp_pdev *pdev);
  586. void dp_print_napi_stats(struct dp_soc *soc);
  587. /**
  588. * dp_rx_vdev_detach() - detach vdev from dp rx
  589. * @vdev: virtual device instance
  590. *
  591. * Return: QDF_STATUS_SUCCESS: success
  592. * QDF_STATUS_E_RESOURCES: Error return
  593. */
  594. QDF_STATUS dp_rx_vdev_detach(struct dp_vdev *vdev);
  595. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  596. uint32_t
  597. dp_rx_process(struct dp_intr *int_ctx, hal_ring_handle_t hal_ring_hdl,
  598. uint8_t reo_ring_num,
  599. uint32_t quota);
  600. /**
  601. * dp_rx_err_process() - Processes error frames routed to REO error ring
  602. * @int_ctx: pointer to DP interrupt context
  603. * @soc: core txrx main context
  604. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  605. * @quota: No. of units (packets) that can be serviced in one shot.
  606. *
  607. * This function implements error processing and top level demultiplexer
  608. * for all the frames routed to REO error ring.
  609. *
  610. * Return: uint32_t: No. of elements processed
  611. */
  612. uint32_t dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  613. hal_ring_handle_t hal_ring_hdl, uint32_t quota);
  614. /**
  615. * dp_rx_wbm_err_process() - Processes error frames routed to WBM release ring
  616. * @int_ctx: pointer to DP interrupt context
  617. * @soc: core txrx main context
  618. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  619. * @quota: No. of units (packets) that can be serviced in one shot.
  620. *
  621. * This function implements error processing and top level demultiplexer
  622. * for all the frames routed to WBM2HOST sw release ring.
  623. *
  624. * Return: uint32_t: No. of elements processed
  625. */
  626. uint32_t
  627. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  628. hal_ring_handle_t hal_ring_hdl, uint32_t quota);
  629. /**
  630. * dp_rx_sg_create() - create a frag_list for MSDUs which are spread across
  631. * multiple nbufs.
  632. * @soc: core txrx main context
  633. * @nbuf: pointer to the first msdu of an amsdu.
  634. *
  635. * This function implements the creation of RX frag_list for cases
  636. * where an MSDU is spread across multiple nbufs.
  637. *
  638. * Return: returns the head nbuf which contains complete frag_list.
  639. */
  640. qdf_nbuf_t dp_rx_sg_create(struct dp_soc *soc, qdf_nbuf_t nbuf);
  641. /*
  642. * dp_rx_desc_nbuf_and_pool_free() - free the sw rx desc pool called during
  643. * de-initialization of wifi module.
  644. *
  645. * @soc: core txrx main context
  646. * @pool_id: pool_id which is one of 3 mac_ids
  647. * @rx_desc_pool: rx descriptor pool pointer
  648. *
  649. * Return: None
  650. */
  651. void dp_rx_desc_nbuf_and_pool_free(struct dp_soc *soc, uint32_t pool_id,
  652. struct rx_desc_pool *rx_desc_pool);
  653. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  654. /*
  655. * dp_rx_desc_nbuf_free() - free the sw rx desc nbufs called during
  656. * de-initialization of wifi module.
  657. *
  658. * @soc: core txrx main context
  659. * @pool_id: pool_id which is one of 3 mac_ids
  660. * @rx_desc_pool: rx descriptor pool pointer
  661. *
  662. * Return: None
  663. */
  664. void dp_rx_desc_nbuf_free(struct dp_soc *soc,
  665. struct rx_desc_pool *rx_desc_pool);
  666. #ifdef DP_RX_MON_MEM_FRAG
  667. /*
  668. * dp_rx_desc_frag_free() - free the sw rx desc frag called during
  669. * de-initialization of wifi module.
  670. *
  671. * @soc: core txrx main context
  672. * @rx_desc_pool: rx descriptor pool pointer
  673. *
  674. * Return: None
  675. */
  676. void dp_rx_desc_frag_free(struct dp_soc *soc,
  677. struct rx_desc_pool *rx_desc_pool);
  678. #else
  679. static inline
  680. void dp_rx_desc_frag_free(struct dp_soc *soc,
  681. struct rx_desc_pool *rx_desc_pool)
  682. {
  683. }
  684. #endif
  685. /*
  686. * dp_rx_desc_pool_free() - free the sw rx desc array called during
  687. * de-initialization of wifi module.
  688. *
  689. * @soc: core txrx main context
  690. * @rx_desc_pool: rx descriptor pool pointer
  691. *
  692. * Return: None
  693. */
  694. void dp_rx_desc_pool_free(struct dp_soc *soc,
  695. struct rx_desc_pool *rx_desc_pool);
  696. void dp_rx_deliver_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf_list,
  697. struct dp_peer *peer);
  698. #ifdef RX_DESC_LOGGING
  699. /*
  700. * dp_rx_desc_alloc_dbg_info() - Alloc memory for rx descriptor debug
  701. * structure
  702. * @rx_desc: rx descriptor pointer
  703. *
  704. * Return: None
  705. */
  706. static inline
  707. void dp_rx_desc_alloc_dbg_info(struct dp_rx_desc *rx_desc)
  708. {
  709. rx_desc->dbg_info = qdf_mem_malloc(sizeof(struct dp_rx_desc_dbg_info));
  710. }
  711. /*
  712. * dp_rx_desc_free_dbg_info() - Free rx descriptor debug
  713. * structure memory
  714. * @rx_desc: rx descriptor pointer
  715. *
  716. * Return: None
  717. */
  718. static inline
  719. void dp_rx_desc_free_dbg_info(struct dp_rx_desc *rx_desc)
  720. {
  721. qdf_mem_free(rx_desc->dbg_info);
  722. }
  723. /*
  724. * dp_rx_desc_update_dbg_info() - Update rx descriptor debug info
  725. * structure memory
  726. * @rx_desc: rx descriptor pointer
  727. *
  728. * Return: None
  729. */
  730. static
  731. void dp_rx_desc_update_dbg_info(struct dp_rx_desc *rx_desc,
  732. const char *func_name, uint8_t flag)
  733. {
  734. struct dp_rx_desc_dbg_info *info = rx_desc->dbg_info;
  735. if (!info)
  736. return;
  737. if (flag == RX_DESC_REPLENISHED) {
  738. qdf_str_lcopy(info->replenish_caller, func_name,
  739. QDF_MEM_FUNC_NAME_SIZE);
  740. info->replenish_ts = qdf_get_log_timestamp();
  741. } else {
  742. qdf_str_lcopy(info->freelist_caller, func_name,
  743. QDF_MEM_FUNC_NAME_SIZE);
  744. info->freelist_ts = qdf_get_log_timestamp();
  745. info->prev_nbuf = rx_desc->nbuf;
  746. info->prev_nbuf_data_addr = rx_desc->nbuf_data_addr;
  747. rx_desc->nbuf_data_addr = NULL;
  748. }
  749. }
  750. #else
  751. static inline
  752. void dp_rx_desc_alloc_dbg_info(struct dp_rx_desc *rx_desc)
  753. {
  754. }
  755. static inline
  756. void dp_rx_desc_free_dbg_info(struct dp_rx_desc *rx_desc)
  757. {
  758. }
  759. static inline
  760. void dp_rx_desc_update_dbg_info(struct dp_rx_desc *rx_desc,
  761. const char *func_name, uint8_t flag)
  762. {
  763. }
  764. #endif /* RX_DESC_LOGGING */
  765. /**
  766. * dp_rx_add_to_free_desc_list() - Adds to a local free descriptor list
  767. *
  768. * @head: pointer to the head of local free list
  769. * @tail: pointer to the tail of local free list
  770. * @new: new descriptor that is added to the free list
  771. * @func_name: caller func name
  772. *
  773. * Return: void:
  774. */
  775. static inline
  776. void __dp_rx_add_to_free_desc_list(union dp_rx_desc_list_elem_t **head,
  777. union dp_rx_desc_list_elem_t **tail,
  778. struct dp_rx_desc *new, const char *func_name)
  779. {
  780. qdf_assert(head && new);
  781. dp_rx_desc_update_dbg_info(new, func_name, RX_DESC_IN_FREELIST);
  782. new->nbuf = NULL;
  783. new->in_use = 0;
  784. ((union dp_rx_desc_list_elem_t *)new)->next = *head;
  785. *head = (union dp_rx_desc_list_elem_t *)new;
  786. /* reset tail if head->next is NULL */
  787. if (!*tail || !(*head)->next)
  788. *tail = *head;
  789. }
  790. uint8_t dp_rx_process_invalid_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  791. uint8_t mac_id);
  792. void dp_rx_process_invalid_peer_wrapper(struct dp_soc *soc,
  793. qdf_nbuf_t mpdu, bool mpdu_done, uint8_t mac_id);
  794. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  795. uint8_t *rx_tlv_hdr, struct dp_peer *peer);
  796. void dp_2k_jump_handle(struct dp_soc *soc, qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  797. uint16_t peer_id, uint8_t tid);
  798. #define DP_RX_HEAD_APPEND(head, elem) \
  799. do { \
  800. qdf_nbuf_set_next((elem), (head)); \
  801. (head) = (elem); \
  802. } while (0)
  803. #define DP_RX_LIST_APPEND(head, tail, elem) \
  804. do { \
  805. if (!(head)) { \
  806. (head) = (elem); \
  807. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(head) = 1;\
  808. } else { \
  809. qdf_nbuf_set_next((tail), (elem)); \
  810. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(head)++; \
  811. } \
  812. (tail) = (elem); \
  813. qdf_nbuf_set_next((tail), NULL); \
  814. } while (0)
  815. #define DP_RX_MERGE_TWO_LIST(phead, ptail, chead, ctail) \
  816. do { \
  817. if (!(phead)) { \
  818. (phead) = (chead); \
  819. } else { \
  820. qdf_nbuf_set_next((ptail), (chead)); \
  821. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(phead) += \
  822. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(chead); \
  823. } \
  824. (ptail) = (ctail); \
  825. qdf_nbuf_set_next((ptail), NULL); \
  826. } while (0)
  827. #if defined(QCA_PADDR_CHECK_ON_3TH_PLATFORM)
  828. /*
  829. * on some third-party platform, the memory below 0x2000
  830. * is reserved for target use, so any memory allocated in this
  831. * region should not be used by host
  832. */
  833. #define MAX_RETRY 50
  834. #define DP_PHY_ADDR_RESERVED 0x2000
  835. #elif defined(BUILD_X86)
  836. /*
  837. * in M2M emulation platforms (x86) the memory below 0x50000000
  838. * is reserved for target use, so any memory allocated in this
  839. * region should not be used by host
  840. */
  841. #define MAX_RETRY 100
  842. #define DP_PHY_ADDR_RESERVED 0x50000000
  843. #endif
  844. #if defined(QCA_PADDR_CHECK_ON_3TH_PLATFORM) || defined(BUILD_X86)
  845. /**
  846. * dp_check_paddr() - check if current phy address is valid or not
  847. * @dp_soc: core txrx main context
  848. * @rx_netbuf: skb buffer
  849. * @paddr: physical address
  850. * @rx_desc_pool: struct of rx descriptor pool
  851. * check if the physical address of the nbuf->data is less
  852. * than DP_PHY_ADDR_RESERVED then free the nbuf and try
  853. * allocating new nbuf. We can try for 100 times.
  854. *
  855. * This is a temp WAR till we fix it properly.
  856. *
  857. * Return: success or failure.
  858. */
  859. static inline
  860. int dp_check_paddr(struct dp_soc *dp_soc,
  861. qdf_nbuf_t *rx_netbuf,
  862. qdf_dma_addr_t *paddr,
  863. struct rx_desc_pool *rx_desc_pool)
  864. {
  865. uint32_t nbuf_retry = 0;
  866. int32_t ret;
  867. if (qdf_likely(*paddr > DP_PHY_ADDR_RESERVED))
  868. return QDF_STATUS_SUCCESS;
  869. do {
  870. dp_debug("invalid phy addr 0x%llx, trying again",
  871. (uint64_t)(*paddr));
  872. nbuf_retry++;
  873. if ((*rx_netbuf)) {
  874. /* Not freeing buffer intentionally.
  875. * Observed that same buffer is getting
  876. * re-allocated resulting in longer load time
  877. * WMI init timeout.
  878. * This buffer is anyway not useful so skip it.
  879. *.Add such buffer to invalid list and free
  880. *.them when driver unload.
  881. **/
  882. qdf_nbuf_unmap_nbytes_single(dp_soc->osdev,
  883. *rx_netbuf,
  884. QDF_DMA_FROM_DEVICE,
  885. rx_desc_pool->buf_size);
  886. qdf_nbuf_queue_add(&dp_soc->invalid_buf_queue,
  887. *rx_netbuf);
  888. }
  889. *rx_netbuf = qdf_nbuf_alloc(dp_soc->osdev,
  890. rx_desc_pool->buf_size,
  891. RX_BUFFER_RESERVATION,
  892. rx_desc_pool->buf_alignment,
  893. FALSE);
  894. if (qdf_unlikely(!(*rx_netbuf)))
  895. return QDF_STATUS_E_FAILURE;
  896. ret = qdf_nbuf_map_nbytes_single(dp_soc->osdev,
  897. *rx_netbuf,
  898. QDF_DMA_FROM_DEVICE,
  899. rx_desc_pool->buf_size);
  900. if (qdf_unlikely(ret == QDF_STATUS_E_FAILURE)) {
  901. qdf_nbuf_free(*rx_netbuf);
  902. *rx_netbuf = NULL;
  903. continue;
  904. }
  905. *paddr = qdf_nbuf_get_frag_paddr(*rx_netbuf, 0);
  906. if (qdf_likely(*paddr > DP_PHY_ADDR_RESERVED))
  907. return QDF_STATUS_SUCCESS;
  908. } while (nbuf_retry < MAX_RETRY);
  909. if ((*rx_netbuf)) {
  910. qdf_nbuf_unmap_nbytes_single(dp_soc->osdev,
  911. *rx_netbuf,
  912. QDF_DMA_FROM_DEVICE,
  913. rx_desc_pool->buf_size);
  914. qdf_nbuf_queue_add(&dp_soc->invalid_buf_queue,
  915. *rx_netbuf);
  916. }
  917. return QDF_STATUS_E_FAILURE;
  918. }
  919. #else
  920. static inline
  921. int dp_check_paddr(struct dp_soc *dp_soc,
  922. qdf_nbuf_t *rx_netbuf,
  923. qdf_dma_addr_t *paddr,
  924. struct rx_desc_pool *rx_desc_pool)
  925. {
  926. return QDF_STATUS_SUCCESS;
  927. }
  928. #endif
  929. /**
  930. * dp_rx_cookie_2_link_desc_va() - Converts cookie to a virtual address of
  931. * the MSDU Link Descriptor
  932. * @soc: core txrx main context
  933. * @buf_info: buf_info includes cookie that is used to lookup
  934. * virtual address of link descriptor after deriving the page id
  935. * and the offset or index of the desc on the associatde page.
  936. *
  937. * This is the VA of the link descriptor, that HAL layer later uses to
  938. * retrieve the list of MSDU's for a given MPDU.
  939. *
  940. * Return: void *: Virtual Address of the Rx descriptor
  941. */
  942. static inline
  943. void *dp_rx_cookie_2_link_desc_va(struct dp_soc *soc,
  944. struct hal_buf_info *buf_info)
  945. {
  946. void *link_desc_va;
  947. struct qdf_mem_multi_page_t *pages;
  948. uint16_t page_id = LINK_DESC_COOKIE_PAGE_ID(buf_info->sw_cookie);
  949. pages = &soc->link_desc_pages;
  950. if (!pages)
  951. return NULL;
  952. if (qdf_unlikely(page_id >= pages->num_pages))
  953. return NULL;
  954. link_desc_va = pages->dma_pages[page_id].page_v_addr_start +
  955. (buf_info->paddr - pages->dma_pages[page_id].page_p_addr);
  956. return link_desc_va;
  957. }
  958. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  959. /*
  960. * dp_rx_intrabss_fwd() - API for intrabss fwd. For EAPOL
  961. * pkt with DA not equal to vdev mac addr, fwd is not allowed.
  962. * @soc: core txrx main context
  963. * @ta_peer: source peer entry
  964. * @rx_tlv_hdr: start address of rx tlvs
  965. * @nbuf: nbuf that has to be intrabss forwarded
  966. * @msdu_metadata: msdu metadata
  967. *
  968. * Return: true if it is forwarded else false
  969. */
  970. bool dp_rx_intrabss_fwd(struct dp_soc *soc,
  971. struct dp_peer *ta_peer,
  972. uint8_t *rx_tlv_hdr,
  973. qdf_nbuf_t nbuf,
  974. struct hal_rx_msdu_metadata msdu_metadata);
  975. #ifdef DISABLE_EAPOL_INTRABSS_FWD
  976. /*
  977. * dp_rx_intrabss_fwd_wrapper() - Wrapper API for intrabss fwd. For EAPOL
  978. * pkt with DA not equal to vdev mac addr, fwd is not allowed.
  979. * @soc: core txrx main context
  980. * @ta_peer: source peer entry
  981. * @rx_tlv_hdr: start address of rx tlvs
  982. * @nbuf: nbuf that has to be intrabss forwarded
  983. * @msdu_metadata: msdu metadata
  984. *
  985. * Return: true if it is forwarded else false
  986. */
  987. static inline
  988. bool dp_rx_intrabss_fwd_wrapper(struct dp_soc *soc, struct dp_peer *ta_peer,
  989. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  990. struct hal_rx_msdu_metadata msdu_metadata)
  991. {
  992. if (qdf_unlikely(qdf_nbuf_is_ipv4_eapol_pkt(nbuf) &&
  993. qdf_mem_cmp(qdf_nbuf_data(nbuf) +
  994. QDF_NBUF_DEST_MAC_OFFSET,
  995. ta_peer->vdev->mac_addr.raw,
  996. QDF_MAC_ADDR_SIZE))) {
  997. qdf_nbuf_free(nbuf);
  998. DP_STATS_INC(soc, rx.err.intrabss_eapol_drop, 1);
  999. return true;
  1000. }
  1001. return dp_rx_intrabss_fwd(soc, ta_peer, rx_tlv_hdr, nbuf,
  1002. msdu_metadata);
  1003. }
  1004. #define DP_RX_INTRABSS_FWD(soc, peer, rx_tlv_hdr, nbuf, msdu_metadata) \
  1005. dp_rx_intrabss_fwd_wrapper(soc, peer, rx_tlv_hdr, nbuf, \
  1006. msdu_metadata)
  1007. #else /* DISABLE_EAPOL_INTRABSS_FWD */
  1008. #define DP_RX_INTRABSS_FWD(soc, peer, rx_tlv_hdr, nbuf, msdu_metadata) \
  1009. dp_rx_intrabss_fwd(soc, peer, rx_tlv_hdr, nbuf, msdu_metadata)
  1010. #endif /* DISABLE_EAPOL_INTRABSS_FWD */
  1011. /**
  1012. * dp_rx_defrag_concat() - Concatenate the fragments
  1013. *
  1014. * @dst: destination pointer to the buffer
  1015. * @src: source pointer from where the fragment payload is to be copied
  1016. *
  1017. * Return: QDF_STATUS
  1018. */
  1019. static inline QDF_STATUS dp_rx_defrag_concat(qdf_nbuf_t dst, qdf_nbuf_t src)
  1020. {
  1021. /*
  1022. * Inside qdf_nbuf_cat, if it is necessary to reallocate dst
  1023. * to provide space for src, the headroom portion is copied from
  1024. * the original dst buffer to the larger new dst buffer.
  1025. * (This is needed, because the headroom of the dst buffer
  1026. * contains the rx desc.)
  1027. */
  1028. if (!qdf_nbuf_cat(dst, src)) {
  1029. /*
  1030. * qdf_nbuf_cat does not free the src memory.
  1031. * Free src nbuf before returning
  1032. * For failure case the caller takes of freeing the nbuf
  1033. */
  1034. qdf_nbuf_free(src);
  1035. return QDF_STATUS_SUCCESS;
  1036. }
  1037. return QDF_STATUS_E_DEFRAG_ERROR;
  1038. }
  1039. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1040. #ifndef FEATURE_WDS
  1041. void dp_rx_da_learn(struct dp_soc *soc, uint8_t *rx_tlv_hdr,
  1042. struct dp_peer *ta_peer, qdf_nbuf_t nbuf);
  1043. static inline QDF_STATUS dp_rx_ast_set_active(struct dp_soc *soc, uint16_t sa_idx, bool is_active)
  1044. {
  1045. return QDF_STATUS_SUCCESS;
  1046. }
  1047. static inline void
  1048. dp_rx_wds_srcport_learn(struct dp_soc *soc,
  1049. uint8_t *rx_tlv_hdr,
  1050. struct dp_peer *ta_peer,
  1051. qdf_nbuf_t nbuf,
  1052. struct hal_rx_msdu_metadata msdu_metadata)
  1053. {
  1054. }
  1055. #endif
  1056. /*
  1057. * dp_rx_desc_dump() - dump the sw rx descriptor
  1058. *
  1059. * @rx_desc: sw rx descriptor
  1060. */
  1061. static inline void dp_rx_desc_dump(struct dp_rx_desc *rx_desc)
  1062. {
  1063. dp_info("rx_desc->nbuf: %pK, rx_desc->cookie: %d, rx_desc->pool_id: %d, rx_desc->in_use: %d, rx_desc->unmapped: %d",
  1064. rx_desc->nbuf, rx_desc->cookie, rx_desc->pool_id,
  1065. rx_desc->in_use, rx_desc->unmapped);
  1066. }
  1067. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1068. /*
  1069. * check_qwrap_multicast_loopback() - Check if rx packet is a loopback packet.
  1070. * In qwrap mode, packets originated from
  1071. * any vdev should not loopback and
  1072. * should be dropped.
  1073. * @vdev: vdev on which rx packet is received
  1074. * @nbuf: rx pkt
  1075. *
  1076. */
  1077. #if ATH_SUPPORT_WRAP
  1078. static inline bool check_qwrap_multicast_loopback(struct dp_vdev *vdev,
  1079. qdf_nbuf_t nbuf)
  1080. {
  1081. struct dp_vdev *psta_vdev;
  1082. struct dp_pdev *pdev = vdev->pdev;
  1083. uint8_t *data = qdf_nbuf_data(nbuf);
  1084. if (qdf_unlikely(vdev->proxysta_vdev)) {
  1085. /* In qwrap isolation mode, allow loopback packets as all
  1086. * packets go to RootAP and Loopback on the mpsta.
  1087. */
  1088. if (vdev->isolation_vdev)
  1089. return false;
  1090. TAILQ_FOREACH(psta_vdev, &pdev->vdev_list, vdev_list_elem) {
  1091. if (qdf_unlikely(psta_vdev->proxysta_vdev &&
  1092. !qdf_mem_cmp(psta_vdev->mac_addr.raw,
  1093. &data[QDF_MAC_ADDR_SIZE],
  1094. QDF_MAC_ADDR_SIZE))) {
  1095. /* Drop packet if source address is equal to
  1096. * any of the vdev addresses.
  1097. */
  1098. return true;
  1099. }
  1100. }
  1101. }
  1102. return false;
  1103. }
  1104. #else
  1105. static inline bool check_qwrap_multicast_loopback(struct dp_vdev *vdev,
  1106. qdf_nbuf_t nbuf)
  1107. {
  1108. return false;
  1109. }
  1110. #endif
  1111. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1112. #if defined(WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG) ||\
  1113. defined(WLAN_SUPPORT_RX_TAG_STATISTICS) ||\
  1114. defined(WLAN_SUPPORT_RX_FLOW_TAG)
  1115. #include "dp_rx_tag.h"
  1116. #endif
  1117. #ifndef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  1118. /**
  1119. * dp_rx_update_protocol_tag() - Reads CCE metadata from the RX MSDU end TLV
  1120. * and set the corresponding tag in QDF packet
  1121. * @soc: core txrx main context
  1122. * @vdev: vdev on which the packet is received
  1123. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1124. * @rx_tlv_hdr: rBbase address where the RX TLVs starts
  1125. * @ring_index: REO ring number, not used for error & monitor ring
  1126. * @is_reo_exception: flag to indicate if rx from REO ring or exception ring
  1127. * @is_update_stats: flag to indicate whether to update stats or not
  1128. * Return: void
  1129. */
  1130. static inline void
  1131. dp_rx_update_protocol_tag(struct dp_soc *soc, struct dp_vdev *vdev,
  1132. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  1133. uint16_t ring_index,
  1134. bool is_reo_exception, bool is_update_stats)
  1135. {
  1136. }
  1137. /**
  1138. * dp_rx_err_cce_drop() - Reads CCE metadata from the RX MSDU end TLV
  1139. * and returns whether cce metadata matches
  1140. * @soc: core txrx main context
  1141. * @vdev: vdev on which the packet is received
  1142. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1143. * @rx_tlv_hdr: rBbase address where the RX TLVs starts
  1144. * Return: bool
  1145. */
  1146. static inline bool
  1147. dp_rx_err_cce_drop(struct dp_soc *soc, struct dp_vdev *vdev,
  1148. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  1149. {
  1150. return false;
  1151. }
  1152. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  1153. #ifndef WLAN_SUPPORT_RX_FLOW_TAG
  1154. /**
  1155. * dp_rx_update_flow_tag() - Reads FSE metadata from the RX MSDU end TLV
  1156. * and set the corresponding tag in QDF packet
  1157. * @soc: core txrx main context
  1158. * @vdev: vdev on which the packet is received
  1159. * @nbuf: QDF pkt buffer on which the protocol tag should be set
  1160. * @rx_tlv_hdr: base address where the RX TLVs starts
  1161. * @is_update_stats: flag to indicate whether to update stats or not
  1162. *
  1163. * Return: void
  1164. */
  1165. static inline void
  1166. dp_rx_update_flow_tag(struct dp_soc *soc, struct dp_vdev *vdev,
  1167. qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr, bool update_stats)
  1168. {
  1169. }
  1170. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  1171. /*
  1172. * dp_rx_buffers_replenish() - replenish rxdma ring with rx nbufs
  1173. * called during dp rx initialization
  1174. * and at the end of dp_rx_process.
  1175. *
  1176. * @soc: core txrx main context
  1177. * @mac_id: mac_id which is one of 3 mac_ids
  1178. * @dp_rxdma_srng: dp rxdma circular ring
  1179. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1180. * @num_req_buffers: number of buffer to be replenished
  1181. * @desc_list: list of descs if called from dp_rx_process
  1182. * or NULL during dp rx initialization or out of buffer
  1183. * interrupt.
  1184. * @tail: tail of descs list
  1185. * @func_name: name of the caller function
  1186. * Return: return success or failure
  1187. */
  1188. QDF_STATUS __dp_rx_buffers_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  1189. struct dp_srng *dp_rxdma_srng,
  1190. struct rx_desc_pool *rx_desc_pool,
  1191. uint32_t num_req_buffers,
  1192. union dp_rx_desc_list_elem_t **desc_list,
  1193. union dp_rx_desc_list_elem_t **tail,
  1194. const char *func_name);
  1195. /*
  1196. * dp_pdev_rx_buffers_attach() - replenish rxdma ring with rx nbufs
  1197. * called during dp rx initialization
  1198. *
  1199. * @soc: core txrx main context
  1200. * @mac_id: mac_id which is one of 3 mac_ids
  1201. * @dp_rxdma_srng: dp rxdma circular ring
  1202. * @rx_desc_pool: Pointer to free Rx descriptor pool
  1203. * @num_req_buffers: number of buffer to be replenished
  1204. *
  1205. * Return: return success or failure
  1206. */
  1207. QDF_STATUS
  1208. dp_pdev_rx_buffers_attach(struct dp_soc *dp_soc, uint32_t mac_id,
  1209. struct dp_srng *dp_rxdma_srng,
  1210. struct rx_desc_pool *rx_desc_pool,
  1211. uint32_t num_req_buffers);
  1212. /**
  1213. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  1214. * (WBM), following error handling
  1215. *
  1216. * @soc: core DP main context
  1217. * @buf_addr_info: opaque pointer to the REO error ring descriptor
  1218. * @buf_addr_info: void pointer to the buffer_addr_info
  1219. * @bm_action: put to idle_list or release to msdu_list
  1220. *
  1221. * Return: QDF_STATUS_E_FAILURE for failure else QDF_STATUS_SUCCESS
  1222. */
  1223. QDF_STATUS
  1224. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  1225. uint8_t bm_action);
  1226. /**
  1227. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  1228. * (WBM) by address
  1229. *
  1230. * @soc: core DP main context
  1231. * @link_desc_addr: link descriptor addr
  1232. *
  1233. * Return: QDF_STATUS_E_FAILURE for failure else QDF_STATUS_SUCCESS
  1234. */
  1235. QDF_STATUS
  1236. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  1237. hal_buff_addrinfo_t link_desc_addr,
  1238. uint8_t bm_action);
  1239. /**
  1240. * dp_rxdma_err_process() - RxDMA error processing functionality
  1241. * @soc: core txrx main contex
  1242. * @mac_id: mac id which is one of 3 mac_ids
  1243. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1244. * @quota: No. of units (packets) that can be serviced in one shot.
  1245. *
  1246. * Return: num of buffers processed
  1247. */
  1248. uint32_t
  1249. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  1250. uint32_t mac_id, uint32_t quota);
  1251. void dp_rx_fill_mesh_stats(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1252. uint8_t *rx_tlv_hdr, struct dp_peer *peer);
  1253. QDF_STATUS dp_rx_filter_mesh_packets(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1254. uint8_t *rx_tlv_hdr);
  1255. int dp_wds_rx_policy_check(uint8_t *rx_tlv_hdr, struct dp_vdev *vdev,
  1256. struct dp_peer *peer);
  1257. /*
  1258. * dp_rx_dump_info_and_assert() - dump RX Ring info and Rx Desc info
  1259. *
  1260. * @soc: core txrx main context
  1261. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1262. * @ring_desc: opaque pointer to the RX ring descriptor
  1263. * @rx_desc: host rx descriptor
  1264. *
  1265. * Return: void
  1266. */
  1267. void dp_rx_dump_info_and_assert(struct dp_soc *soc,
  1268. hal_ring_handle_t hal_ring_hdl,
  1269. hal_ring_desc_t ring_desc,
  1270. struct dp_rx_desc *rx_desc);
  1271. void dp_rx_compute_delay(struct dp_vdev *vdev, qdf_nbuf_t nbuf);
  1272. #ifdef QCA_PEER_EXT_STATS
  1273. void dp_rx_compute_tid_delay(struct cdp_delay_tid_stats *stats,
  1274. qdf_nbuf_t nbuf);
  1275. #endif /* QCA_PEER_EXT_STATS */
  1276. #ifdef RX_DESC_DEBUG_CHECK
  1277. /**
  1278. * dp_rx_desc_check_magic() - check the magic value in dp_rx_desc
  1279. * @rx_desc: rx descriptor pointer
  1280. *
  1281. * Return: true, if magic is correct, else false.
  1282. */
  1283. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  1284. {
  1285. if (qdf_unlikely(rx_desc->magic != DP_RX_DESC_MAGIC))
  1286. return false;
  1287. rx_desc->magic = 0;
  1288. return true;
  1289. }
  1290. /**
  1291. * dp_rx_desc_prep() - prepare rx desc
  1292. * @rx_desc: rx descriptor pointer to be prepared
  1293. * @nbuf_frag_info_t: struct dp_rx_nbuf_frag_info *
  1294. *
  1295. * Note: assumption is that we are associating a nbuf which is mapped
  1296. *
  1297. * Return: none
  1298. */
  1299. static inline
  1300. void dp_rx_desc_prep(struct dp_rx_desc *rx_desc,
  1301. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1302. {
  1303. rx_desc->magic = DP_RX_DESC_MAGIC;
  1304. rx_desc->nbuf = (nbuf_frag_info_t->virt_addr).nbuf;
  1305. rx_desc->unmapped = 0;
  1306. rx_desc->nbuf_data_addr = (uint8_t *)qdf_nbuf_data(rx_desc->nbuf);
  1307. }
  1308. /**
  1309. * dp_rx_desc_frag_prep() - prepare rx desc
  1310. * @rx_desc: rx descriptor pointer to be prepared
  1311. * @nbuf_frag_info_t: struct dp_rx_nbuf_frag_info *
  1312. *
  1313. * Note: assumption is that we frag address is mapped
  1314. *
  1315. * Return: none
  1316. */
  1317. #ifdef DP_RX_MON_MEM_FRAG
  1318. static inline
  1319. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1320. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1321. {
  1322. rx_desc->magic = DP_RX_DESC_MAGIC;
  1323. rx_desc->rx_buf_start =
  1324. (uint8_t *)((nbuf_frag_info_t->virt_addr).vaddr);
  1325. rx_desc->paddr_buf_start = nbuf_frag_info_t->paddr;
  1326. rx_desc->unmapped = 0;
  1327. }
  1328. #else
  1329. static inline
  1330. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1331. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1332. {
  1333. }
  1334. #endif /* DP_RX_MON_MEM_FRAG */
  1335. /**
  1336. * dp_rx_desc_paddr_sanity_check() - paddr sanity for ring desc vs rx_desc
  1337. * @rx_desc: rx descriptor
  1338. * @ring_paddr: paddr obatined from the ring
  1339. *
  1340. * Returns: QDF_STATUS
  1341. */
  1342. static inline
  1343. bool dp_rx_desc_paddr_sanity_check(struct dp_rx_desc *rx_desc,
  1344. uint64_t ring_paddr)
  1345. {
  1346. return (ring_paddr == qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0));
  1347. }
  1348. #else
  1349. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  1350. {
  1351. return true;
  1352. }
  1353. static inline
  1354. void dp_rx_desc_prep(struct dp_rx_desc *rx_desc,
  1355. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1356. {
  1357. rx_desc->nbuf = (nbuf_frag_info_t->virt_addr).nbuf;
  1358. rx_desc->unmapped = 0;
  1359. }
  1360. #ifdef DP_RX_MON_MEM_FRAG
  1361. static inline
  1362. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1363. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1364. {
  1365. rx_desc->rx_buf_start =
  1366. (uint8_t *)((nbuf_frag_info_t->virt_addr).vaddr);
  1367. rx_desc->paddr_buf_start = nbuf_frag_info_t->paddr;
  1368. rx_desc->unmapped = 0;
  1369. }
  1370. #else
  1371. static inline
  1372. void dp_rx_desc_frag_prep(struct dp_rx_desc *rx_desc,
  1373. struct dp_rx_nbuf_frag_info *nbuf_frag_info_t)
  1374. {
  1375. }
  1376. #endif /* DP_RX_MON_MEM_FRAG */
  1377. static inline
  1378. bool dp_rx_desc_paddr_sanity_check(struct dp_rx_desc *rx_desc,
  1379. uint64_t ring_paddr)
  1380. {
  1381. return true;
  1382. }
  1383. #endif /* RX_DESC_DEBUG_CHECK */
  1384. void dp_rx_enable_mon_dest_frag(struct rx_desc_pool *rx_desc_pool,
  1385. bool is_mon_dest_desc);
  1386. void dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1387. uint8_t *rx_tlv_hdr, struct dp_peer *peer,
  1388. uint8_t err_code, uint8_t mac_id);
  1389. #ifndef QCA_MULTIPASS_SUPPORT
  1390. static inline
  1391. bool dp_rx_multipass_process(struct dp_peer *peer, qdf_nbuf_t nbuf, uint8_t tid)
  1392. {
  1393. return false;
  1394. }
  1395. #else
  1396. bool dp_rx_multipass_process(struct dp_peer *peer, qdf_nbuf_t nbuf,
  1397. uint8_t tid);
  1398. #endif
  1399. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1400. #ifndef WLAN_RX_PKT_CAPTURE_ENH
  1401. static inline
  1402. QDF_STATUS dp_peer_set_rx_capture_enabled(struct dp_pdev *pdev,
  1403. struct dp_peer *peer_handle,
  1404. bool value, uint8_t *mac_addr)
  1405. {
  1406. return QDF_STATUS_SUCCESS;
  1407. }
  1408. #endif
  1409. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1410. /**
  1411. * dp_rx_deliver_to_stack() - deliver pkts to network stack
  1412. * Caller to hold peer refcount and check for valid peer
  1413. * @soc: soc
  1414. * @vdev: vdev
  1415. * @peer: peer
  1416. * @nbuf_head: skb list head
  1417. * @nbuf_tail: skb list tail
  1418. *
  1419. * Return: None
  1420. */
  1421. void dp_rx_deliver_to_stack(struct dp_soc *soc,
  1422. struct dp_vdev *vdev,
  1423. struct dp_peer *peer,
  1424. qdf_nbuf_t nbuf_head,
  1425. qdf_nbuf_t nbuf_tail);
  1426. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1427. #ifdef QCA_OL_RX_LOCK_LESS_ACCESS
  1428. /*
  1429. * dp_rx_ring_access_start()- Wrapper function to log access start of a hal ring
  1430. * @int_ctx: pointer to DP interrupt context
  1431. * @dp_soc - DP soc structure pointer
  1432. * @hal_ring_hdl - HAL ring handle
  1433. *
  1434. * Return: 0 on success; error on failure
  1435. */
  1436. static inline int
  1437. dp_rx_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *soc,
  1438. hal_ring_handle_t hal_ring_hdl)
  1439. {
  1440. return hal_srng_access_start_unlocked(soc->hal_soc, hal_ring_hdl);
  1441. }
  1442. /*
  1443. * dp_rx_ring_access_end()- Wrapper function to log access end of a hal ring
  1444. * @int_ctx: pointer to DP interrupt context
  1445. * @dp_soc - DP soc structure pointer
  1446. * @hal_ring_hdl - HAL ring handle
  1447. *
  1448. * Return - None
  1449. */
  1450. static inline void
  1451. dp_rx_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *soc,
  1452. hal_ring_handle_t hal_ring_hdl)
  1453. {
  1454. hal_srng_access_end_unlocked(soc->hal_soc, hal_ring_hdl);
  1455. }
  1456. #else
  1457. static inline int
  1458. dp_rx_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *soc,
  1459. hal_ring_handle_t hal_ring_hdl)
  1460. {
  1461. return dp_srng_access_start(int_ctx, soc, hal_ring_hdl);
  1462. }
  1463. static inline void
  1464. dp_rx_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *soc,
  1465. hal_ring_handle_t hal_ring_hdl)
  1466. {
  1467. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  1468. }
  1469. #endif
  1470. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1471. /*
  1472. * dp_rx_wbm_sg_list_reset() - Initialize sg list
  1473. *
  1474. * This api should be called at soc init and afterevery sg processing.
  1475. *@soc: DP SOC handle
  1476. */
  1477. static inline void dp_rx_wbm_sg_list_reset(struct dp_soc *soc)
  1478. {
  1479. if (soc) {
  1480. soc->wbm_sg_param.wbm_is_first_msdu_in_sg = false;
  1481. soc->wbm_sg_param.wbm_sg_nbuf_head = NULL;
  1482. soc->wbm_sg_param.wbm_sg_nbuf_tail = NULL;
  1483. soc->wbm_sg_param.wbm_sg_desc_msdu_len = 0;
  1484. }
  1485. }
  1486. /*
  1487. * dp_rx_wbm_sg_list_deinit() - De-initialize sg list
  1488. *
  1489. * This api should be called in down path, to avoid any leak.
  1490. *@soc: DP SOC handle
  1491. */
  1492. static inline void dp_rx_wbm_sg_list_deinit(struct dp_soc *soc)
  1493. {
  1494. if (soc) {
  1495. if (soc->wbm_sg_param.wbm_sg_nbuf_head)
  1496. qdf_nbuf_list_free(soc->wbm_sg_param.wbm_sg_nbuf_head);
  1497. dp_rx_wbm_sg_list_reset(soc);
  1498. }
  1499. }
  1500. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1501. #ifdef WLAN_FEATURE_RX_PREALLOC_BUFFER_POOL
  1502. #define DP_RX_PROCESS_NBUF(soc, head, tail, ebuf_head, ebuf_tail, rx_desc) \
  1503. do { \
  1504. if (!soc->rx_buff_pool[rx_desc->pool_id].is_initialized) { \
  1505. DP_RX_LIST_APPEND(head, tail, rx_desc->nbuf); \
  1506. break; \
  1507. } \
  1508. DP_RX_LIST_APPEND(ebuf_head, ebuf_tail, rx_desc->nbuf); \
  1509. if (!qdf_nbuf_is_rx_chfrag_cont(rx_desc->nbuf)) { \
  1510. if (!dp_rx_buffer_pool_refill(soc, ebuf_head, \
  1511. rx_desc->pool_id)) \
  1512. DP_RX_MERGE_TWO_LIST(head, tail, \
  1513. ebuf_head, ebuf_tail);\
  1514. ebuf_head = NULL; \
  1515. ebuf_tail = NULL; \
  1516. } \
  1517. } while (0)
  1518. #else
  1519. #define DP_RX_PROCESS_NBUF(soc, head, tail, ebuf_head, ebuf_tail, rx_desc) \
  1520. DP_RX_LIST_APPEND(head, tail, rx_desc->nbuf)
  1521. #endif /* WLAN_FEATURE_RX_PREALLOC_BUFFER_POOL */
  1522. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1523. /*
  1524. * dp_rx_link_desc_refill_duplicate_check() - check if link desc duplicate
  1525. to refill
  1526. * @soc: DP SOC handle
  1527. * @buf_info: the last link desc buf info
  1528. * @ring_buf_info: current buf address pointor including link desc
  1529. *
  1530. * return: none.
  1531. */
  1532. void dp_rx_link_desc_refill_duplicate_check(
  1533. struct dp_soc *soc,
  1534. struct hal_buf_info *buf_info,
  1535. hal_buff_addrinfo_t ring_buf_info);
  1536. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  1537. /**
  1538. * dp_rx_deliver_to_pkt_capture() - deliver rx packet to packet capture
  1539. * @soc : dp_soc handle
  1540. * @pdev: dp_pdev handle
  1541. * @peer_id: peer_id of the peer for which completion came
  1542. * @ppdu_id: ppdu_id
  1543. * @netbuf: Buffer pointer
  1544. *
  1545. * This function is used to deliver rx packet to packet capture
  1546. */
  1547. void dp_rx_deliver_to_pkt_capture(struct dp_soc *soc, struct dp_pdev *pdev,
  1548. uint16_t peer_id, uint32_t is_offload,
  1549. qdf_nbuf_t netbuf);
  1550. void dp_rx_deliver_to_pkt_capture_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1551. uint32_t is_offload);
  1552. #else
  1553. static inline void
  1554. dp_rx_deliver_to_pkt_capture(struct dp_soc *soc, struct dp_pdev *pdev,
  1555. uint16_t peer_id, uint32_t is_offload,
  1556. qdf_nbuf_t netbuf)
  1557. {
  1558. }
  1559. static inline void
  1560. dp_rx_deliver_to_pkt_capture_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1561. uint32_t is_offload)
  1562. {
  1563. }
  1564. #endif
  1565. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1566. #ifdef FEATURE_MEC
  1567. /**
  1568. * dp_rx_mcast_echo_check() - check if the mcast pkt is a loop
  1569. * back on same vap or a different vap.
  1570. * @soc: core DP main context
  1571. * @peer: dp peer handler
  1572. * @rx_tlv_hdr: start of the rx TLV header
  1573. * @nbuf: pkt buffer
  1574. *
  1575. * Return: bool (true if it is a looped back pkt else false)
  1576. *
  1577. */
  1578. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  1579. struct dp_peer *peer,
  1580. uint8_t *rx_tlv_hdr,
  1581. qdf_nbuf_t nbuf);
  1582. #else
  1583. static inline bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  1584. struct dp_peer *peer,
  1585. uint8_t *rx_tlv_hdr,
  1586. qdf_nbuf_t nbuf)
  1587. {
  1588. return false;
  1589. }
  1590. #endif /* FEATURE_MEC */
  1591. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1592. #ifdef RECEIVE_OFFLOAD
  1593. void dp_rx_fill_gro_info(struct dp_soc *soc, uint8_t *rx_tlv,
  1594. qdf_nbuf_t msdu, uint32_t *rx_ol_pkt_cnt);
  1595. #else
  1596. static inline
  1597. void dp_rx_fill_gro_info(struct dp_soc *soc, uint8_t *rx_tlv,
  1598. qdf_nbuf_t msdu, uint32_t *rx_ol_pkt_cnt)
  1599. {
  1600. }
  1601. #endif
  1602. void dp_rx_msdu_stats_update(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1603. uint8_t *rx_tlv_hdr, struct dp_peer *peer,
  1604. uint8_t ring_id,
  1605. struct cdp_tid_rx_stats *tid_stats);
  1606. void dp_rx_deliver_to_stack_no_peer(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1607. uint32_t dp_rx_srng_get_num_pending(hal_soc_handle_t hal_soc,
  1608. hal_ring_handle_t hal_ring_hdl,
  1609. uint32_t num_entries,
  1610. bool *near_full);
  1611. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1612. void dp_rx_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  1613. hal_ring_desc_t ring_desc);
  1614. #else
  1615. static inline void
  1616. dp_rx_ring_record_entry(struct dp_soc *soc, uint8_t ring_num,
  1617. hal_ring_desc_t ring_desc)
  1618. {
  1619. }
  1620. #endif
  1621. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1622. #ifdef RX_DESC_SANITY_WAR
  1623. QDF_STATUS dp_rx_desc_sanity(struct dp_soc *soc, hal_soc_handle_t hal_soc,
  1624. hal_ring_handle_t hal_ring_hdl,
  1625. hal_ring_desc_t ring_desc,
  1626. struct dp_rx_desc *rx_desc);
  1627. #else
  1628. static inline
  1629. QDF_STATUS dp_rx_desc_sanity(struct dp_soc *soc, hal_soc_handle_t hal_soc,
  1630. hal_ring_handle_t hal_ring_hdl,
  1631. hal_ring_desc_t ring_desc,
  1632. struct dp_rx_desc *rx_desc)
  1633. {
  1634. return QDF_STATUS_SUCCESS;
  1635. }
  1636. #endif
  1637. #ifdef DP_RX_DROP_RAW_FRM
  1638. bool dp_rx_is_raw_frame_dropped(qdf_nbuf_t nbuf);
  1639. #else
  1640. static inline
  1641. bool dp_rx_is_raw_frame_dropped(qdf_nbuf_t nbuf)
  1642. {
  1643. return false;
  1644. }
  1645. #endif
  1646. #ifdef RX_DESC_DEBUG_CHECK
  1647. QDF_STATUS dp_rx_desc_nbuf_sanity_check(struct dp_soc *soc,
  1648. hal_ring_desc_t ring_desc,
  1649. struct dp_rx_desc *rx_desc);
  1650. #else
  1651. static inline
  1652. QDF_STATUS dp_rx_desc_nbuf_sanity_check(struct dp_soc *soc,
  1653. hal_ring_desc_t ring_desc,
  1654. struct dp_rx_desc *rx_desc)
  1655. {
  1656. return QDF_STATUS_SUCCESS;
  1657. }
  1658. #endif
  1659. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  1660. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1661. #else
  1662. static inline
  1663. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf)
  1664. {
  1665. }
  1666. #endif
  1667. /**
  1668. * dp_rx_cksum_offload() - set the nbuf checksum as defined by hardware.
  1669. * @nbuf: pointer to the first msdu of an amsdu.
  1670. * @rx_tlv_hdr: pointer to the start of RX TLV headers.
  1671. *
  1672. * The ipsumed field of the skb is set based on whether HW validated the
  1673. * IP/TCP/UDP checksum.
  1674. *
  1675. * Return: void
  1676. */
  1677. static inline
  1678. void dp_rx_cksum_offload(struct dp_pdev *pdev,
  1679. qdf_nbuf_t nbuf,
  1680. uint8_t *rx_tlv_hdr)
  1681. {
  1682. qdf_nbuf_rx_cksum_t cksum = {0};
  1683. //TODO - Move this to ring desc api
  1684. //HAL_RX_MSDU_DESC_IP_CHKSUM_FAIL_GET
  1685. //HAL_RX_MSDU_DESC_TCP_UDP_CHKSUM_FAIL_GET
  1686. uint32_t ip_csum_err, tcp_udp_csum_er;
  1687. hal_rx_tlv_csum_err_get(pdev->soc->hal_soc, rx_tlv_hdr, &ip_csum_err,
  1688. &tcp_udp_csum_er);
  1689. if (qdf_likely(!ip_csum_err && !tcp_udp_csum_er)) {
  1690. cksum.l4_result = QDF_NBUF_RX_CKSUM_TCP_UDP_UNNECESSARY;
  1691. qdf_nbuf_set_rx_cksum(nbuf, &cksum);
  1692. } else {
  1693. DP_STATS_INCC(pdev, err.ip_csum_err, 1, ip_csum_err);
  1694. DP_STATS_INCC(pdev, err.tcp_udp_csum_err, 1, tcp_udp_csum_er);
  1695. }
  1696. }
  1697. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1698. #ifdef WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT
  1699. static inline
  1700. bool dp_rx_reap_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped,
  1701. int max_reap_limit)
  1702. {
  1703. bool limit_hit = false;
  1704. limit_hit =
  1705. (num_reaped >= max_reap_limit) ? true : false;
  1706. if (limit_hit)
  1707. DP_STATS_INC(soc, rx.reap_loop_pkt_limit_hit, 1)
  1708. return limit_hit;
  1709. }
  1710. static inline
  1711. bool dp_rx_enable_eol_data_check(struct dp_soc *soc)
  1712. {
  1713. return soc->wlan_cfg_ctx->rx_enable_eol_data_check;
  1714. }
  1715. static inline int dp_rx_get_loop_pkt_limit(struct dp_soc *soc)
  1716. {
  1717. struct wlan_cfg_dp_soc_ctxt *cfg = soc->wlan_cfg_ctx;
  1718. return cfg->rx_reap_loop_pkt_limit;
  1719. }
  1720. #else
  1721. static inline
  1722. bool dp_rx_reap_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped,
  1723. int max_reap_limit)
  1724. {
  1725. return false;
  1726. }
  1727. static inline
  1728. bool dp_rx_enable_eol_data_check(struct dp_soc *soc)
  1729. {
  1730. return false;
  1731. }
  1732. static inline int dp_rx_get_loop_pkt_limit(struct dp_soc *soc)
  1733. {
  1734. return 0;
  1735. }
  1736. #endif /* WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT */
  1737. void dp_rx_update_stats(struct dp_soc *soc, qdf_nbuf_t nbuf);
  1738. #ifdef QCA_SUPPORT_WDS_EXTENDED
  1739. /**
  1740. * dp_rx_is_list_ready() - Make different lists for 4-address
  1741. and 3-address frames
  1742. * @nbuf_head: skb list head
  1743. * @vdev: vdev
  1744. * @peer: peer
  1745. * @peer_id: peer id of new received frame
  1746. * @vdev_id: vdev_id of new received frame
  1747. *
  1748. * Return: true if peer_ids are different.
  1749. */
  1750. static inline bool
  1751. dp_rx_is_list_ready(qdf_nbuf_t nbuf_head,
  1752. struct dp_vdev *vdev,
  1753. struct dp_peer *peer,
  1754. uint16_t peer_id,
  1755. uint8_t vdev_id)
  1756. {
  1757. if (nbuf_head && peer && (peer->peer_id != peer_id))
  1758. return true;
  1759. return false;
  1760. }
  1761. #else
  1762. static inline bool
  1763. dp_rx_is_list_ready(qdf_nbuf_t nbuf_head,
  1764. struct dp_vdev *vdev,
  1765. struct dp_peer *peer,
  1766. uint16_t peer_id,
  1767. uint8_t vdev_id)
  1768. {
  1769. if (nbuf_head && vdev && (vdev->vdev_id != vdev_id))
  1770. return true;
  1771. return false;
  1772. }
  1773. #endif
  1774. /**
  1775. * dp_rx_desc_pool_init_generic() - Generic Rx descriptors initialization
  1776. * @soc: SOC handle
  1777. * @rx_desc_pool: pointer to RX descriptor pool
  1778. * @pool_id: pool ID
  1779. *
  1780. * Return: None
  1781. */
  1782. QDF_STATUS dp_rx_desc_pool_init_generic(struct dp_soc *soc,
  1783. struct rx_desc_pool *rx_desc_pool,
  1784. uint32_t pool_id);
  1785. void dp_rx_desc_pool_deinit_generic(struct dp_soc *soc,
  1786. struct rx_desc_pool *rx_desc_pool,
  1787. uint32_t pool_id);
  1788. #endif /* _DP_RX_H */