dsi_panel.c 98 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2016-2019, The Linux Foundation. All rights reserved.
  4. */
  5. #define pr_fmt(fmt) "msm-dsi-panel:[%s:%d] " fmt, __func__, __LINE__
  6. #include <linux/delay.h>
  7. #include <linux/slab.h>
  8. #include <linux/gpio.h>
  9. #include <linux/of_gpio.h>
  10. #include <video/mipi_display.h>
  11. #include "dsi_panel.h"
  12. #include "dsi_ctrl_hw.h"
  13. #include "dsi_parser.h"
  14. /**
  15. * topology is currently defined by a set of following 3 values:
  16. * 1. num of layer mixers
  17. * 2. num of compression encoders
  18. * 3. num of interfaces
  19. */
  20. #define TOPOLOGY_SET_LEN 3
  21. #define MAX_TOPOLOGY 5
  22. #define DSI_PANEL_DEFAULT_LABEL "Default dsi panel"
  23. #define DEFAULT_MDP_TRANSFER_TIME 14000
  24. #define DEFAULT_PANEL_JITTER_NUMERATOR 2
  25. #define DEFAULT_PANEL_JITTER_DENOMINATOR 1
  26. #define DEFAULT_PANEL_JITTER_ARRAY_SIZE 2
  27. #define MAX_PANEL_JITTER 10
  28. #define DEFAULT_PANEL_PREFILL_LINES 25
  29. enum dsi_dsc_ratio_type {
  30. DSC_8BPC_8BPP,
  31. DSC_10BPC_8BPP,
  32. DSC_12BPC_8BPP,
  33. DSC_10BPC_10BPP,
  34. DSC_RATIO_TYPE_MAX
  35. };
  36. static u32 dsi_dsc_rc_buf_thresh[] = {0x0e, 0x1c, 0x2a, 0x38, 0x46, 0x54,
  37. 0x62, 0x69, 0x70, 0x77, 0x79, 0x7b, 0x7d, 0x7e};
  38. /*
  39. * DSC 1.1
  40. * Rate control - Min QP values for each ratio type in dsi_dsc_ratio_type
  41. */
  42. static char dsi_dsc_rc_range_min_qp_1_1[][15] = {
  43. {0, 0, 1, 1, 3, 3, 3, 3, 3, 3, 5, 5, 5, 7, 12},
  44. {0, 4, 5, 5, 7, 7, 7, 7, 7, 7, 9, 9, 9, 11, 17},
  45. {0, 4, 9, 9, 11, 11, 11, 11, 11, 11, 13, 13, 13, 15, 21},
  46. {0, 4, 5, 6, 7, 7, 7, 7, 7, 7, 9, 9, 9, 11, 15},
  47. };
  48. /*
  49. * DSC 1.1 SCR
  50. * Rate control - Min QP values for each ratio type in dsi_dsc_ratio_type
  51. */
  52. static char dsi_dsc_rc_range_min_qp_1_1_scr1[][15] = {
  53. {0, 0, 1, 1, 3, 3, 3, 3, 3, 3, 5, 5, 5, 9, 12},
  54. {0, 4, 5, 5, 7, 7, 7, 7, 7, 7, 9, 9, 9, 13, 16},
  55. {0, 4, 9, 9, 11, 11, 11, 11, 11, 11, 13, 13, 13, 17, 20},
  56. {0, 4, 5, 6, 7, 7, 7, 7, 7, 7, 9, 9, 9, 11, 15},
  57. };
  58. /*
  59. * DSC 1.1
  60. * Rate control - Max QP values for each ratio type in dsi_dsc_ratio_type
  61. */
  62. static char dsi_dsc_rc_range_max_qp_1_1[][15] = {
  63. {4, 4, 5, 6, 7, 7, 7, 8, 9, 10, 11, 12, 13, 13, 15},
  64. {4, 8, 9, 10, 11, 11, 11, 12, 13, 14, 15, 16, 17, 17, 19},
  65. {12, 12, 13, 14, 15, 15, 15, 16, 17, 18, 19, 20, 21, 21, 23},
  66. {7, 8, 9, 10, 11, 11, 11, 12, 13, 13, 14, 14, 15, 15, 16},
  67. };
  68. /*
  69. * DSC 1.1 SCR
  70. * Rate control - Max QP values for each ratio type in dsi_dsc_ratio_type
  71. */
  72. static char dsi_dsc_rc_range_max_qp_1_1_scr1[][15] = {
  73. {4, 4, 5, 6, 7, 7, 7, 8, 9, 10, 10, 11, 11, 12, 13},
  74. {8, 8, 9, 10, 11, 11, 11, 12, 13, 14, 14, 15, 15, 16, 17},
  75. {12, 12, 13, 14, 15, 15, 15, 16, 17, 18, 18, 19, 19, 20, 23},
  76. {7, 8, 9, 10, 11, 11, 11, 12, 13, 13, 14, 14, 15, 15, 16},
  77. };
  78. /*
  79. * DSC 1.1 and DSC 1.1 SCR
  80. * Rate control - bpg offset values
  81. */
  82. static char dsi_dsc_rc_range_bpg_offset[] = {2, 0, 0, -2, -4, -6, -8, -8,
  83. -8, -10, -10, -12, -12, -12, -12};
  84. int dsi_dsc_create_pps_buf_cmd(struct msm_display_dsc_info *dsc, char *buf,
  85. int pps_id)
  86. {
  87. char *bp;
  88. char data;
  89. int i, bpp;
  90. char *dbgbp;
  91. dbgbp = buf;
  92. bp = buf;
  93. /* First 7 bytes are cmd header */
  94. *bp++ = 0x0A;
  95. *bp++ = 1;
  96. *bp++ = 0;
  97. *bp++ = 0;
  98. *bp++ = 10;
  99. *bp++ = 0;
  100. *bp++ = 128;
  101. *bp++ = (dsc->version & 0xff); /* pps0 */
  102. *bp++ = (pps_id & 0xff); /* pps1 */
  103. bp++; /* pps2, reserved */
  104. data = dsc->line_buf_depth & 0x0f;
  105. data |= ((dsc->bpc & 0xf) << 4);
  106. *bp++ = data; /* pps3 */
  107. bpp = dsc->bpp;
  108. bpp <<= 4; /* 4 fraction bits */
  109. data = (bpp >> 8);
  110. data &= 0x03; /* upper two bits */
  111. data |= ((dsc->block_pred_enable & 0x1) << 5);
  112. data |= ((dsc->convert_rgb & 0x1) << 4);
  113. data |= ((dsc->enable_422 & 0x1) << 3);
  114. data |= ((dsc->vbr_enable & 0x1) << 2);
  115. *bp++ = data; /* pps4 */
  116. *bp++ = (bpp & 0xff); /* pps5 */
  117. *bp++ = ((dsc->pic_height >> 8) & 0xff); /* pps6 */
  118. *bp++ = (dsc->pic_height & 0x0ff); /* pps7 */
  119. *bp++ = ((dsc->pic_width >> 8) & 0xff); /* pps8 */
  120. *bp++ = (dsc->pic_width & 0x0ff); /* pps9 */
  121. *bp++ = ((dsc->slice_height >> 8) & 0xff);/* pps10 */
  122. *bp++ = (dsc->slice_height & 0x0ff); /* pps11 */
  123. *bp++ = ((dsc->slice_width >> 8) & 0xff); /* pps12 */
  124. *bp++ = (dsc->slice_width & 0x0ff); /* pps13 */
  125. *bp++ = ((dsc->chunk_size >> 8) & 0xff);/* pps14 */
  126. *bp++ = (dsc->chunk_size & 0x0ff); /* pps15 */
  127. *bp++ = (dsc->initial_xmit_delay >> 8) & 0x3; /* pps16, bit 0, 1 */
  128. *bp++ = (dsc->initial_xmit_delay & 0xff);/* pps17 */
  129. *bp++ = ((dsc->initial_dec_delay >> 8) & 0xff); /* pps18 */
  130. *bp++ = (dsc->initial_dec_delay & 0xff);/* pps19 */
  131. bp++; /* pps20, reserved */
  132. *bp++ = (dsc->initial_scale_value & 0x3f); /* pps21 */
  133. *bp++ = ((dsc->scale_increment_interval >> 8) & 0xff); /* pps22 */
  134. *bp++ = (dsc->scale_increment_interval & 0xff); /* pps23 */
  135. *bp++ = ((dsc->scale_decrement_interval >> 8) & 0xf); /* pps24 */
  136. *bp++ = (dsc->scale_decrement_interval & 0x0ff);/* pps25 */
  137. bp++; /* pps26, reserved */
  138. *bp++ = (dsc->first_line_bpg_offset & 0x1f);/* pps27 */
  139. *bp++ = ((dsc->nfl_bpg_offset >> 8) & 0xff);/* pps28 */
  140. *bp++ = (dsc->nfl_bpg_offset & 0x0ff); /* pps29 */
  141. *bp++ = ((dsc->slice_bpg_offset >> 8) & 0xff);/* pps30 */
  142. *bp++ = (dsc->slice_bpg_offset & 0x0ff);/* pps31 */
  143. *bp++ = ((dsc->initial_offset >> 8) & 0xff);/* pps32 */
  144. *bp++ = (dsc->initial_offset & 0x0ff); /* pps33 */
  145. *bp++ = ((dsc->final_offset >> 8) & 0xff);/* pps34 */
  146. *bp++ = (dsc->final_offset & 0x0ff); /* pps35 */
  147. *bp++ = (dsc->min_qp_flatness & 0x1f); /* pps36 */
  148. *bp++ = (dsc->max_qp_flatness & 0x1f); /* pps37 */
  149. *bp++ = ((dsc->rc_model_size >> 8) & 0xff);/* pps38 */
  150. *bp++ = (dsc->rc_model_size & 0x0ff); /* pps39 */
  151. *bp++ = (dsc->edge_factor & 0x0f); /* pps40 */
  152. *bp++ = (dsc->quant_incr_limit0 & 0x1f); /* pps41 */
  153. *bp++ = (dsc->quant_incr_limit1 & 0x1f); /* pps42 */
  154. data = ((dsc->tgt_offset_hi & 0xf) << 4);
  155. data |= (dsc->tgt_offset_lo & 0x0f);
  156. *bp++ = data; /* pps43 */
  157. for (i = 0; i < 14; i++)
  158. *bp++ = (dsc->buf_thresh[i] & 0xff); /* pps44 - pps57 */
  159. for (i = 0; i < 15; i++) { /* pps58 - pps87 */
  160. data = (dsc->range_min_qp[i] & 0x1f);
  161. data <<= 3;
  162. data |= ((dsc->range_max_qp[i] >> 2) & 0x07);
  163. *bp++ = data;
  164. data = (dsc->range_max_qp[i] & 0x03);
  165. data <<= 6;
  166. data |= (dsc->range_bpg_offset[i] & 0x3f);
  167. *bp++ = data;
  168. }
  169. return 128;
  170. }
  171. static int dsi_panel_vreg_get(struct dsi_panel *panel)
  172. {
  173. int rc = 0;
  174. int i;
  175. struct regulator *vreg = NULL;
  176. for (i = 0; i < panel->power_info.count; i++) {
  177. vreg = devm_regulator_get(panel->parent,
  178. panel->power_info.vregs[i].vreg_name);
  179. rc = PTR_RET(vreg);
  180. if (rc) {
  181. pr_err("failed to get %s regulator\n",
  182. panel->power_info.vregs[i].vreg_name);
  183. goto error_put;
  184. }
  185. panel->power_info.vregs[i].vreg = vreg;
  186. }
  187. return rc;
  188. error_put:
  189. for (i = i - 1; i >= 0; i--) {
  190. devm_regulator_put(panel->power_info.vregs[i].vreg);
  191. panel->power_info.vregs[i].vreg = NULL;
  192. }
  193. return rc;
  194. }
  195. static int dsi_panel_vreg_put(struct dsi_panel *panel)
  196. {
  197. int rc = 0;
  198. int i;
  199. for (i = panel->power_info.count - 1; i >= 0; i--)
  200. devm_regulator_put(panel->power_info.vregs[i].vreg);
  201. return rc;
  202. }
  203. static int dsi_panel_gpio_request(struct dsi_panel *panel)
  204. {
  205. int rc = 0;
  206. struct dsi_panel_reset_config *r_config = &panel->reset_config;
  207. if (gpio_is_valid(r_config->reset_gpio)) {
  208. rc = gpio_request(r_config->reset_gpio, "reset_gpio");
  209. if (rc) {
  210. pr_err("request for reset_gpio failed, rc=%d\n", rc);
  211. goto error;
  212. }
  213. }
  214. if (gpio_is_valid(r_config->disp_en_gpio)) {
  215. rc = gpio_request(r_config->disp_en_gpio, "disp_en_gpio");
  216. if (rc) {
  217. pr_err("request for disp_en_gpio failed, rc=%d\n", rc);
  218. goto error_release_reset;
  219. }
  220. }
  221. if (gpio_is_valid(panel->bl_config.en_gpio)) {
  222. rc = gpio_request(panel->bl_config.en_gpio, "bklt_en_gpio");
  223. if (rc) {
  224. pr_err("request for bklt_en_gpio failed, rc=%d\n", rc);
  225. goto error_release_disp_en;
  226. }
  227. }
  228. if (gpio_is_valid(r_config->lcd_mode_sel_gpio)) {
  229. rc = gpio_request(r_config->lcd_mode_sel_gpio, "mode_gpio");
  230. if (rc) {
  231. pr_err("request for mode_gpio failed, rc=%d\n", rc);
  232. goto error_release_mode_sel;
  233. }
  234. }
  235. goto error;
  236. error_release_mode_sel:
  237. if (gpio_is_valid(panel->bl_config.en_gpio))
  238. gpio_free(panel->bl_config.en_gpio);
  239. error_release_disp_en:
  240. if (gpio_is_valid(r_config->disp_en_gpio))
  241. gpio_free(r_config->disp_en_gpio);
  242. error_release_reset:
  243. if (gpio_is_valid(r_config->reset_gpio))
  244. gpio_free(r_config->reset_gpio);
  245. error:
  246. return rc;
  247. }
  248. static int dsi_panel_gpio_release(struct dsi_panel *panel)
  249. {
  250. int rc = 0;
  251. struct dsi_panel_reset_config *r_config = &panel->reset_config;
  252. if (gpio_is_valid(r_config->reset_gpio))
  253. gpio_free(r_config->reset_gpio);
  254. if (gpio_is_valid(r_config->disp_en_gpio))
  255. gpio_free(r_config->disp_en_gpio);
  256. if (gpio_is_valid(panel->bl_config.en_gpio))
  257. gpio_free(panel->bl_config.en_gpio);
  258. if (gpio_is_valid(panel->reset_config.lcd_mode_sel_gpio))
  259. gpio_free(panel->reset_config.lcd_mode_sel_gpio);
  260. return rc;
  261. }
  262. int dsi_panel_trigger_esd_attack(struct dsi_panel *panel)
  263. {
  264. struct dsi_panel_reset_config *r_config;
  265. if (!panel) {
  266. pr_err("Invalid panel param\n");
  267. return -EINVAL;
  268. }
  269. r_config = &panel->reset_config;
  270. if (!r_config) {
  271. pr_err("Invalid panel reset configuration\n");
  272. return -EINVAL;
  273. }
  274. if (gpio_is_valid(r_config->reset_gpio)) {
  275. gpio_set_value(r_config->reset_gpio, 0);
  276. pr_info("GPIO pulled low to simulate ESD\n");
  277. return 0;
  278. }
  279. pr_err("failed to pull down gpio\n");
  280. return -EINVAL;
  281. }
  282. static int dsi_panel_reset(struct dsi_panel *panel)
  283. {
  284. int rc = 0;
  285. struct dsi_panel_reset_config *r_config = &panel->reset_config;
  286. int i;
  287. if (gpio_is_valid(panel->reset_config.disp_en_gpio)) {
  288. rc = gpio_direction_output(panel->reset_config.disp_en_gpio, 1);
  289. if (rc) {
  290. pr_err("unable to set dir for disp gpio rc=%d\n", rc);
  291. goto exit;
  292. }
  293. }
  294. if (r_config->count) {
  295. rc = gpio_direction_output(r_config->reset_gpio,
  296. r_config->sequence[0].level);
  297. if (rc) {
  298. pr_err("unable to set dir for rst gpio rc=%d\n", rc);
  299. goto exit;
  300. }
  301. }
  302. for (i = 0; i < r_config->count; i++) {
  303. gpio_set_value(r_config->reset_gpio,
  304. r_config->sequence[i].level);
  305. if (r_config->sequence[i].sleep_ms)
  306. usleep_range(r_config->sequence[i].sleep_ms * 1000,
  307. (r_config->sequence[i].sleep_ms * 1000) + 100);
  308. }
  309. if (gpio_is_valid(panel->bl_config.en_gpio)) {
  310. rc = gpio_direction_output(panel->bl_config.en_gpio, 1);
  311. if (rc)
  312. pr_err("unable to set dir for bklt gpio rc=%d\n", rc);
  313. }
  314. if (gpio_is_valid(panel->reset_config.lcd_mode_sel_gpio)) {
  315. bool out = true;
  316. if ((panel->reset_config.mode_sel_state == MODE_SEL_DUAL_PORT)
  317. || (panel->reset_config.mode_sel_state
  318. == MODE_GPIO_LOW))
  319. out = false;
  320. else if ((panel->reset_config.mode_sel_state
  321. == MODE_SEL_SINGLE_PORT) ||
  322. (panel->reset_config.mode_sel_state
  323. == MODE_GPIO_HIGH))
  324. out = true;
  325. rc = gpio_direction_output(
  326. panel->reset_config.lcd_mode_sel_gpio, out);
  327. if (rc)
  328. pr_err("unable to set dir for mode gpio rc=%d\n", rc);
  329. }
  330. exit:
  331. return rc;
  332. }
  333. static int dsi_panel_set_pinctrl_state(struct dsi_panel *panel, bool enable)
  334. {
  335. int rc = 0;
  336. struct pinctrl_state *state;
  337. if (panel->host_config.ext_bridge_mode)
  338. return 0;
  339. if (enable)
  340. state = panel->pinctrl.active;
  341. else
  342. state = panel->pinctrl.suspend;
  343. rc = pinctrl_select_state(panel->pinctrl.pinctrl, state);
  344. if (rc)
  345. pr_err("[%s] failed to set pin state, rc=%d\n", panel->name,
  346. rc);
  347. return rc;
  348. }
  349. static int dsi_panel_power_on(struct dsi_panel *panel)
  350. {
  351. int rc = 0;
  352. rc = dsi_pwr_enable_regulator(&panel->power_info, true);
  353. if (rc) {
  354. pr_err("[%s] failed to enable vregs, rc=%d\n", panel->name, rc);
  355. goto exit;
  356. }
  357. rc = dsi_panel_set_pinctrl_state(panel, true);
  358. if (rc) {
  359. pr_err("[%s] failed to set pinctrl, rc=%d\n", panel->name, rc);
  360. goto error_disable_vregs;
  361. }
  362. rc = dsi_panel_reset(panel);
  363. if (rc) {
  364. pr_err("[%s] failed to reset panel, rc=%d\n", panel->name, rc);
  365. goto error_disable_gpio;
  366. }
  367. goto exit;
  368. error_disable_gpio:
  369. if (gpio_is_valid(panel->reset_config.disp_en_gpio))
  370. gpio_set_value(panel->reset_config.disp_en_gpio, 0);
  371. if (gpio_is_valid(panel->bl_config.en_gpio))
  372. gpio_set_value(panel->bl_config.en_gpio, 0);
  373. (void)dsi_panel_set_pinctrl_state(panel, false);
  374. error_disable_vregs:
  375. (void)dsi_pwr_enable_regulator(&panel->power_info, false);
  376. exit:
  377. return rc;
  378. }
  379. static int dsi_panel_power_off(struct dsi_panel *panel)
  380. {
  381. int rc = 0;
  382. if (gpio_is_valid(panel->reset_config.disp_en_gpio))
  383. gpio_set_value(panel->reset_config.disp_en_gpio, 0);
  384. if (gpio_is_valid(panel->reset_config.reset_gpio))
  385. gpio_set_value(panel->reset_config.reset_gpio, 0);
  386. if (gpio_is_valid(panel->reset_config.lcd_mode_sel_gpio))
  387. gpio_set_value(panel->reset_config.lcd_mode_sel_gpio, 0);
  388. rc = dsi_panel_set_pinctrl_state(panel, false);
  389. if (rc) {
  390. pr_err("[%s] failed set pinctrl state, rc=%d\n", panel->name,
  391. rc);
  392. }
  393. rc = dsi_pwr_enable_regulator(&panel->power_info, false);
  394. if (rc)
  395. pr_err("[%s] failed to enable vregs, rc=%d\n", panel->name, rc);
  396. return rc;
  397. }
  398. static int dsi_panel_tx_cmd_set(struct dsi_panel *panel,
  399. enum dsi_cmd_set_type type)
  400. {
  401. int rc = 0, i = 0;
  402. ssize_t len;
  403. struct dsi_cmd_desc *cmds;
  404. u32 count;
  405. enum dsi_cmd_set_state state;
  406. struct dsi_display_mode *mode;
  407. const struct mipi_dsi_host_ops *ops = panel->host->ops;
  408. if (!panel || !panel->cur_mode)
  409. return -EINVAL;
  410. mode = panel->cur_mode;
  411. cmds = mode->priv_info->cmd_sets[type].cmds;
  412. count = mode->priv_info->cmd_sets[type].count;
  413. state = mode->priv_info->cmd_sets[type].state;
  414. if (count == 0) {
  415. pr_debug("[%s] No commands to be sent for state(%d)\n",
  416. panel->name, type);
  417. goto error;
  418. }
  419. for (i = 0; i < count; i++) {
  420. if (state == DSI_CMD_SET_STATE_LP)
  421. cmds->msg.flags |= MIPI_DSI_MSG_USE_LPM;
  422. if (cmds->last_command)
  423. cmds->msg.flags |= MIPI_DSI_MSG_LASTCOMMAND;
  424. len = ops->transfer(panel->host, &cmds->msg);
  425. if (len < 0) {
  426. rc = len;
  427. pr_err("failed to set cmds(%d), rc=%d\n", type, rc);
  428. goto error;
  429. }
  430. if (cmds->post_wait_ms)
  431. usleep_range(cmds->post_wait_ms*1000,
  432. ((cmds->post_wait_ms*1000)+10));
  433. cmds++;
  434. }
  435. error:
  436. return rc;
  437. }
  438. static int dsi_panel_pinctrl_deinit(struct dsi_panel *panel)
  439. {
  440. int rc = 0;
  441. if (panel->host_config.ext_bridge_mode)
  442. return 0;
  443. devm_pinctrl_put(panel->pinctrl.pinctrl);
  444. return rc;
  445. }
  446. static int dsi_panel_pinctrl_init(struct dsi_panel *panel)
  447. {
  448. int rc = 0;
  449. if (panel->host_config.ext_bridge_mode)
  450. return 0;
  451. /* TODO: pinctrl is defined in dsi dt node */
  452. panel->pinctrl.pinctrl = devm_pinctrl_get(panel->parent);
  453. if (IS_ERR_OR_NULL(panel->pinctrl.pinctrl)) {
  454. rc = PTR_ERR(panel->pinctrl.pinctrl);
  455. pr_err("failed to get pinctrl, rc=%d\n", rc);
  456. goto error;
  457. }
  458. panel->pinctrl.active = pinctrl_lookup_state(panel->pinctrl.pinctrl,
  459. "panel_active");
  460. if (IS_ERR_OR_NULL(panel->pinctrl.active)) {
  461. rc = PTR_ERR(panel->pinctrl.active);
  462. pr_err("failed to get pinctrl active state, rc=%d\n", rc);
  463. goto error;
  464. }
  465. panel->pinctrl.suspend =
  466. pinctrl_lookup_state(panel->pinctrl.pinctrl, "panel_suspend");
  467. if (IS_ERR_OR_NULL(panel->pinctrl.suspend)) {
  468. rc = PTR_ERR(panel->pinctrl.suspend);
  469. pr_err("failed to get pinctrl suspend state, rc=%d\n", rc);
  470. goto error;
  471. }
  472. error:
  473. return rc;
  474. }
  475. static int dsi_panel_wled_register(struct dsi_panel *panel,
  476. struct dsi_backlight_config *bl)
  477. {
  478. int rc = 0;
  479. struct backlight_device *bd;
  480. bd = backlight_device_get_by_type(BACKLIGHT_RAW);
  481. if (!bd) {
  482. pr_err("[%s] fail raw backlight register\n", panel->name);
  483. rc = -EINVAL;
  484. }
  485. bl->raw_bd = bd;
  486. return rc;
  487. }
  488. static int dsi_panel_update_backlight(struct dsi_panel *panel,
  489. u32 bl_lvl)
  490. {
  491. int rc = 0;
  492. struct mipi_dsi_device *dsi;
  493. if (!panel || (bl_lvl > 0xffff)) {
  494. pr_err("invalid params\n");
  495. return -EINVAL;
  496. }
  497. dsi = &panel->mipi_device;
  498. rc = mipi_dsi_dcs_set_display_brightness(dsi, bl_lvl);
  499. if (rc < 0)
  500. pr_err("failed to update dcs backlight:%d\n", bl_lvl);
  501. return rc;
  502. }
  503. int dsi_panel_set_backlight(struct dsi_panel *panel, u32 bl_lvl)
  504. {
  505. int rc = 0;
  506. struct dsi_backlight_config *bl = &panel->bl_config;
  507. if (panel->host_config.ext_bridge_mode)
  508. return 0;
  509. pr_debug("backlight type:%d lvl:%d\n", bl->type, bl_lvl);
  510. switch (bl->type) {
  511. case DSI_BACKLIGHT_WLED:
  512. rc = backlight_device_set_brightness(bl->raw_bd, bl_lvl);
  513. break;
  514. case DSI_BACKLIGHT_DCS:
  515. rc = dsi_panel_update_backlight(panel, bl_lvl);
  516. break;
  517. case DSI_BACKLIGHT_EXTERNAL:
  518. break;
  519. default:
  520. pr_err("Backlight type(%d) not supported\n", bl->type);
  521. rc = -ENOTSUPP;
  522. }
  523. return rc;
  524. }
  525. static u32 dsi_panel_get_brightness(struct dsi_backlight_config *bl)
  526. {
  527. u32 cur_bl_level;
  528. struct backlight_device *bd = bl->raw_bd;
  529. /* default the brightness level to 50% */
  530. cur_bl_level = bl->bl_max_level >> 1;
  531. switch (bl->type) {
  532. case DSI_BACKLIGHT_WLED:
  533. /* Try to query the backlight level from the backlight device */
  534. if (bd->ops && bd->ops->get_brightness)
  535. cur_bl_level = bd->ops->get_brightness(bd);
  536. break;
  537. case DSI_BACKLIGHT_DCS:
  538. case DSI_BACKLIGHT_EXTERNAL:
  539. default:
  540. /*
  541. * Ideally, we should read the backlight level from the
  542. * panel. For now, just set it default value.
  543. */
  544. break;
  545. }
  546. pr_debug("cur_bl_level=%d\n", cur_bl_level);
  547. return cur_bl_level;
  548. }
  549. void dsi_panel_bl_handoff(struct dsi_panel *panel)
  550. {
  551. struct dsi_backlight_config *bl = &panel->bl_config;
  552. bl->bl_level = dsi_panel_get_brightness(bl);
  553. }
  554. static int dsi_panel_bl_register(struct dsi_panel *panel)
  555. {
  556. int rc = 0;
  557. struct dsi_backlight_config *bl = &panel->bl_config;
  558. if (panel->host_config.ext_bridge_mode)
  559. return 0;
  560. switch (bl->type) {
  561. case DSI_BACKLIGHT_WLED:
  562. rc = dsi_panel_wled_register(panel, bl);
  563. break;
  564. case DSI_BACKLIGHT_DCS:
  565. break;
  566. case DSI_BACKLIGHT_EXTERNAL:
  567. break;
  568. default:
  569. pr_err("Backlight type(%d) not supported\n", bl->type);
  570. rc = -ENOTSUPP;
  571. goto error;
  572. }
  573. error:
  574. return rc;
  575. }
  576. static int dsi_panel_bl_unregister(struct dsi_panel *panel)
  577. {
  578. int rc = 0;
  579. struct dsi_backlight_config *bl = &panel->bl_config;
  580. if (panel->host_config.ext_bridge_mode)
  581. return 0;
  582. switch (bl->type) {
  583. case DSI_BACKLIGHT_WLED:
  584. break;
  585. case DSI_BACKLIGHT_DCS:
  586. break;
  587. case DSI_BACKLIGHT_EXTERNAL:
  588. break;
  589. default:
  590. pr_err("Backlight type(%d) not supported\n", bl->type);
  591. rc = -ENOTSUPP;
  592. goto error;
  593. }
  594. error:
  595. return rc;
  596. }
  597. static int dsi_panel_parse_timing(struct dsi_mode_info *mode,
  598. struct dsi_parser_utils *utils)
  599. {
  600. int rc = 0;
  601. u64 tmp64 = 0;
  602. struct dsi_display_mode *display_mode;
  603. struct dsi_display_mode_priv_info *priv_info;
  604. display_mode = container_of(mode, struct dsi_display_mode, timing);
  605. priv_info = display_mode->priv_info;
  606. rc = utils->read_u64(utils->data,
  607. "qcom,mdss-dsi-panel-clockrate", &tmp64);
  608. if (rc == -EOVERFLOW) {
  609. tmp64 = 0;
  610. rc = utils->read_u32(utils->data,
  611. "qcom,mdss-dsi-panel-clockrate", (u32 *)&tmp64);
  612. }
  613. mode->clk_rate_hz = !rc ? tmp64 : 0;
  614. display_mode->priv_info->clk_rate_hz = mode->clk_rate_hz;
  615. rc = utils->read_u32(utils->data, "qcom,mdss-mdp-transfer-time-us",
  616. &mode->mdp_transfer_time_us);
  617. if (!rc)
  618. display_mode->priv_info->mdp_transfer_time_us =
  619. mode->mdp_transfer_time_us;
  620. else
  621. display_mode->priv_info->mdp_transfer_time_us =
  622. DEFAULT_MDP_TRANSFER_TIME;
  623. rc = utils->read_u32(utils->data,
  624. "qcom,mdss-dsi-panel-framerate",
  625. &mode->refresh_rate);
  626. if (rc) {
  627. pr_err("failed to read qcom,mdss-dsi-panel-framerate, rc=%d\n",
  628. rc);
  629. goto error;
  630. }
  631. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-panel-width",
  632. &mode->h_active);
  633. if (rc) {
  634. pr_err("failed to read qcom,mdss-dsi-panel-width, rc=%d\n", rc);
  635. goto error;
  636. }
  637. rc = utils->read_u32(utils->data,
  638. "qcom,mdss-dsi-h-front-porch",
  639. &mode->h_front_porch);
  640. if (rc) {
  641. pr_err("failed to read qcom,mdss-dsi-h-front-porch, rc=%d\n",
  642. rc);
  643. goto error;
  644. }
  645. rc = utils->read_u32(utils->data,
  646. "qcom,mdss-dsi-h-back-porch",
  647. &mode->h_back_porch);
  648. if (rc) {
  649. pr_err("failed to read qcom,mdss-dsi-h-back-porch, rc=%d\n",
  650. rc);
  651. goto error;
  652. }
  653. rc = utils->read_u32(utils->data,
  654. "qcom,mdss-dsi-h-pulse-width",
  655. &mode->h_sync_width);
  656. if (rc) {
  657. pr_err("failed to read qcom,mdss-dsi-h-pulse-width, rc=%d\n",
  658. rc);
  659. goto error;
  660. }
  661. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-h-sync-skew",
  662. &mode->h_skew);
  663. if (rc)
  664. pr_err("qcom,mdss-dsi-h-sync-skew is not defined, rc=%d\n", rc);
  665. pr_debug("panel horz active:%d front_portch:%d back_porch:%d sync_skew:%d\n",
  666. mode->h_active, mode->h_front_porch, mode->h_back_porch,
  667. mode->h_sync_width);
  668. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-panel-height",
  669. &mode->v_active);
  670. if (rc) {
  671. pr_err("failed to read qcom,mdss-dsi-panel-height, rc=%d\n",
  672. rc);
  673. goto error;
  674. }
  675. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-v-back-porch",
  676. &mode->v_back_porch);
  677. if (rc) {
  678. pr_err("failed to read qcom,mdss-dsi-v-back-porch, rc=%d\n",
  679. rc);
  680. goto error;
  681. }
  682. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-v-front-porch",
  683. &mode->v_front_porch);
  684. if (rc) {
  685. pr_err("failed to read qcom,mdss-dsi-v-back-porch, rc=%d\n",
  686. rc);
  687. goto error;
  688. }
  689. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-v-pulse-width",
  690. &mode->v_sync_width);
  691. if (rc) {
  692. pr_err("failed to read qcom,mdss-dsi-v-pulse-width, rc=%d\n",
  693. rc);
  694. goto error;
  695. }
  696. pr_debug("panel vert active:%d front_portch:%d back_porch:%d pulse_width:%d\n",
  697. mode->v_active, mode->v_front_porch, mode->v_back_porch,
  698. mode->v_sync_width);
  699. error:
  700. return rc;
  701. }
  702. static int dsi_panel_parse_pixel_format(struct dsi_host_common_cfg *host,
  703. struct dsi_parser_utils *utils,
  704. const char *name)
  705. {
  706. int rc = 0;
  707. u32 bpp = 0;
  708. enum dsi_pixel_format fmt;
  709. const char *packing;
  710. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-bpp", &bpp);
  711. if (rc) {
  712. pr_err("[%s] failed to read qcom,mdss-dsi-bpp, rc=%d\n",
  713. name, rc);
  714. return rc;
  715. }
  716. host->bpp = bpp;
  717. switch (bpp) {
  718. case 3:
  719. fmt = DSI_PIXEL_FORMAT_RGB111;
  720. break;
  721. case 8:
  722. fmt = DSI_PIXEL_FORMAT_RGB332;
  723. break;
  724. case 12:
  725. fmt = DSI_PIXEL_FORMAT_RGB444;
  726. break;
  727. case 16:
  728. fmt = DSI_PIXEL_FORMAT_RGB565;
  729. break;
  730. case 18:
  731. fmt = DSI_PIXEL_FORMAT_RGB666;
  732. break;
  733. case 24:
  734. default:
  735. fmt = DSI_PIXEL_FORMAT_RGB888;
  736. break;
  737. }
  738. if (fmt == DSI_PIXEL_FORMAT_RGB666) {
  739. packing = utils->get_property(utils->data,
  740. "qcom,mdss-dsi-pixel-packing",
  741. NULL);
  742. if (packing && !strcmp(packing, "loose"))
  743. fmt = DSI_PIXEL_FORMAT_RGB666_LOOSE;
  744. }
  745. host->dst_format = fmt;
  746. return rc;
  747. }
  748. static int dsi_panel_parse_lane_states(struct dsi_host_common_cfg *host,
  749. struct dsi_parser_utils *utils,
  750. const char *name)
  751. {
  752. int rc = 0;
  753. bool lane_enabled;
  754. u32 num_of_lanes = 0;
  755. lane_enabled = utils->read_bool(utils->data,
  756. "qcom,mdss-dsi-lane-0-state");
  757. host->data_lanes |= (lane_enabled ? DSI_DATA_LANE_0 : 0);
  758. lane_enabled = utils->read_bool(utils->data,
  759. "qcom,mdss-dsi-lane-1-state");
  760. host->data_lanes |= (lane_enabled ? DSI_DATA_LANE_1 : 0);
  761. lane_enabled = utils->read_bool(utils->data,
  762. "qcom,mdss-dsi-lane-2-state");
  763. host->data_lanes |= (lane_enabled ? DSI_DATA_LANE_2 : 0);
  764. lane_enabled = utils->read_bool(utils->data,
  765. "qcom,mdss-dsi-lane-3-state");
  766. host->data_lanes |= (lane_enabled ? DSI_DATA_LANE_3 : 0);
  767. if (host->data_lanes & DSI_DATA_LANE_0)
  768. num_of_lanes++;
  769. if (host->data_lanes & DSI_DATA_LANE_1)
  770. num_of_lanes++;
  771. if (host->data_lanes & DSI_DATA_LANE_2)
  772. num_of_lanes++;
  773. if (host->data_lanes & DSI_DATA_LANE_3)
  774. num_of_lanes++;
  775. host->num_data_lanes = num_of_lanes;
  776. if (host->data_lanes == 0) {
  777. pr_err("[%s] No data lanes are enabled, rc=%d\n", name, rc);
  778. rc = -EINVAL;
  779. }
  780. return rc;
  781. }
  782. static int dsi_panel_parse_color_swap(struct dsi_host_common_cfg *host,
  783. struct dsi_parser_utils *utils,
  784. const char *name)
  785. {
  786. int rc = 0;
  787. const char *swap_mode;
  788. swap_mode = utils->get_property(utils->data,
  789. "qcom,mdss-dsi-color-order", NULL);
  790. if (swap_mode) {
  791. if (!strcmp(swap_mode, "rgb_swap_rgb")) {
  792. host->swap_mode = DSI_COLOR_SWAP_RGB;
  793. } else if (!strcmp(swap_mode, "rgb_swap_rbg")) {
  794. host->swap_mode = DSI_COLOR_SWAP_RBG;
  795. } else if (!strcmp(swap_mode, "rgb_swap_brg")) {
  796. host->swap_mode = DSI_COLOR_SWAP_BRG;
  797. } else if (!strcmp(swap_mode, "rgb_swap_grb")) {
  798. host->swap_mode = DSI_COLOR_SWAP_GRB;
  799. } else if (!strcmp(swap_mode, "rgb_swap_gbr")) {
  800. host->swap_mode = DSI_COLOR_SWAP_GBR;
  801. } else {
  802. pr_err("[%s] Unrecognized color order-%s\n",
  803. name, swap_mode);
  804. rc = -EINVAL;
  805. }
  806. } else {
  807. pr_debug("[%s] Falling back to default color order\n", name);
  808. host->swap_mode = DSI_COLOR_SWAP_RGB;
  809. }
  810. /* bit swap on color channel is not defined in dt */
  811. host->bit_swap_red = false;
  812. host->bit_swap_green = false;
  813. host->bit_swap_blue = false;
  814. return rc;
  815. }
  816. static int dsi_panel_parse_triggers(struct dsi_host_common_cfg *host,
  817. struct dsi_parser_utils *utils,
  818. const char *name)
  819. {
  820. const char *trig;
  821. int rc = 0;
  822. trig = utils->get_property(utils->data,
  823. "qcom,mdss-dsi-mdp-trigger", NULL);
  824. if (trig) {
  825. if (!strcmp(trig, "none")) {
  826. host->mdp_cmd_trigger = DSI_TRIGGER_NONE;
  827. } else if (!strcmp(trig, "trigger_te")) {
  828. host->mdp_cmd_trigger = DSI_TRIGGER_TE;
  829. } else if (!strcmp(trig, "trigger_sw")) {
  830. host->mdp_cmd_trigger = DSI_TRIGGER_SW;
  831. } else if (!strcmp(trig, "trigger_sw_te")) {
  832. host->mdp_cmd_trigger = DSI_TRIGGER_SW_TE;
  833. } else {
  834. pr_err("[%s] Unrecognized mdp trigger type (%s)\n",
  835. name, trig);
  836. rc = -EINVAL;
  837. }
  838. } else {
  839. pr_debug("[%s] Falling back to default MDP trigger\n",
  840. name);
  841. host->mdp_cmd_trigger = DSI_TRIGGER_SW;
  842. }
  843. trig = utils->get_property(utils->data,
  844. "qcom,mdss-dsi-dma-trigger", NULL);
  845. if (trig) {
  846. if (!strcmp(trig, "none")) {
  847. host->dma_cmd_trigger = DSI_TRIGGER_NONE;
  848. } else if (!strcmp(trig, "trigger_te")) {
  849. host->dma_cmd_trigger = DSI_TRIGGER_TE;
  850. } else if (!strcmp(trig, "trigger_sw")) {
  851. host->dma_cmd_trigger = DSI_TRIGGER_SW;
  852. } else if (!strcmp(trig, "trigger_sw_seof")) {
  853. host->dma_cmd_trigger = DSI_TRIGGER_SW_SEOF;
  854. } else if (!strcmp(trig, "trigger_sw_te")) {
  855. host->dma_cmd_trigger = DSI_TRIGGER_SW_TE;
  856. } else {
  857. pr_err("[%s] Unrecognized mdp trigger type (%s)\n",
  858. name, trig);
  859. rc = -EINVAL;
  860. }
  861. } else {
  862. pr_debug("[%s] Falling back to default MDP trigger\n", name);
  863. host->dma_cmd_trigger = DSI_TRIGGER_SW;
  864. }
  865. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-te-pin-select",
  866. &host->te_mode);
  867. if (rc) {
  868. pr_warn("[%s] fallback to default te-pin-select\n", name);
  869. host->te_mode = 1;
  870. rc = 0;
  871. }
  872. return rc;
  873. }
  874. static int dsi_panel_parse_misc_host_config(struct dsi_host_common_cfg *host,
  875. struct dsi_parser_utils *utils,
  876. const char *name)
  877. {
  878. u32 val = 0;
  879. int rc = 0;
  880. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-t-clk-post", &val);
  881. if (!rc) {
  882. host->t_clk_post = val;
  883. pr_debug("[%s] t_clk_post = %d\n", name, val);
  884. }
  885. val = 0;
  886. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-t-clk-pre", &val);
  887. if (!rc) {
  888. host->t_clk_pre = val;
  889. pr_debug("[%s] t_clk_pre = %d\n", name, val);
  890. }
  891. host->ignore_rx_eot = utils->read_bool(utils->data,
  892. "qcom,mdss-dsi-rx-eot-ignore");
  893. host->append_tx_eot = utils->read_bool(utils->data,
  894. "qcom,mdss-dsi-tx-eot-append");
  895. host->ext_bridge_mode = utils->read_bool(utils->data,
  896. "qcom,mdss-dsi-ext-bridge-mode");
  897. host->force_hs_clk_lane = utils->read_bool(utils->data,
  898. "qcom,mdss-dsi-force-clock-lane-hs");
  899. return 0;
  900. }
  901. static int dsi_panel_parse_host_config(struct dsi_panel *panel)
  902. {
  903. int rc = 0;
  904. struct dsi_parser_utils *utils = &panel->utils;
  905. rc = dsi_panel_parse_pixel_format(&panel->host_config, utils,
  906. panel->name);
  907. if (rc) {
  908. pr_err("[%s] failed to get pixel format, rc=%d\n",
  909. panel->name, rc);
  910. goto error;
  911. }
  912. rc = dsi_panel_parse_lane_states(&panel->host_config, utils,
  913. panel->name);
  914. if (rc) {
  915. pr_err("[%s] failed to parse lane states, rc=%d\n",
  916. panel->name, rc);
  917. goto error;
  918. }
  919. rc = dsi_panel_parse_color_swap(&panel->host_config, utils,
  920. panel->name);
  921. if (rc) {
  922. pr_err("[%s] failed to parse color swap config, rc=%d\n",
  923. panel->name, rc);
  924. goto error;
  925. }
  926. rc = dsi_panel_parse_triggers(&panel->host_config, utils,
  927. panel->name);
  928. if (rc) {
  929. pr_err("[%s] failed to parse triggers, rc=%d\n",
  930. panel->name, rc);
  931. goto error;
  932. }
  933. rc = dsi_panel_parse_misc_host_config(&panel->host_config, utils,
  934. panel->name);
  935. if (rc) {
  936. pr_err("[%s] failed to parse misc host config, rc=%d\n",
  937. panel->name, rc);
  938. goto error;
  939. }
  940. error:
  941. return rc;
  942. }
  943. static int dsi_panel_parse_qsync_caps(struct dsi_panel *panel,
  944. struct device_node *of_node)
  945. {
  946. int rc = 0;
  947. u32 val = 0;
  948. rc = of_property_read_u32(of_node,
  949. "qcom,mdss-dsi-qsync-min-refresh-rate",
  950. &val);
  951. if (rc)
  952. pr_err("[%s] qsync min fps not defined rc:%d\n",
  953. panel->name, rc);
  954. panel->qsync_min_fps = val;
  955. return rc;
  956. }
  957. static int dsi_panel_parse_dfps_caps(struct dsi_panel *panel)
  958. {
  959. int rc = 0;
  960. bool supported = false;
  961. struct dsi_dfps_capabilities *dfps_caps = &panel->dfps_caps;
  962. struct dsi_parser_utils *utils = &panel->utils;
  963. const char *name = panel->name;
  964. const char *type;
  965. u32 val = 0;
  966. supported = utils->read_bool(utils->data,
  967. "qcom,mdss-dsi-pan-enable-dynamic-fps");
  968. if (!supported) {
  969. pr_debug("[%s] DFPS is not supported\n", name);
  970. dfps_caps->dfps_support = false;
  971. } else {
  972. type = utils->get_property(utils->data,
  973. "qcom,mdss-dsi-pan-fps-update",
  974. NULL);
  975. if (!type) {
  976. pr_err("[%s] dfps type not defined\n", name);
  977. rc = -EINVAL;
  978. goto error;
  979. } else if (!strcmp(type, "dfps_suspend_resume_mode")) {
  980. dfps_caps->type = DSI_DFPS_SUSPEND_RESUME;
  981. } else if (!strcmp(type, "dfps_immediate_clk_mode")) {
  982. dfps_caps->type = DSI_DFPS_IMMEDIATE_CLK;
  983. } else if (!strcmp(type, "dfps_immediate_porch_mode_hfp")) {
  984. dfps_caps->type = DSI_DFPS_IMMEDIATE_HFP;
  985. } else if (!strcmp(type, "dfps_immediate_porch_mode_vfp")) {
  986. dfps_caps->type = DSI_DFPS_IMMEDIATE_VFP;
  987. } else {
  988. pr_err("[%s] dfps type is not recognized\n", name);
  989. rc = -EINVAL;
  990. goto error;
  991. }
  992. rc = utils->read_u32(utils->data,
  993. "qcom,mdss-dsi-min-refresh-rate",
  994. &val);
  995. if (rc) {
  996. pr_err("[%s] Min refresh rate is not defined\n", name);
  997. rc = -EINVAL;
  998. goto error;
  999. }
  1000. dfps_caps->min_refresh_rate = val;
  1001. rc = utils->read_u32(utils->data,
  1002. "qcom,mdss-dsi-max-refresh-rate",
  1003. &val);
  1004. if (rc) {
  1005. pr_debug("[%s] Using default refresh rate\n", name);
  1006. rc = utils->read_u32(utils->data,
  1007. "qcom,mdss-dsi-panel-framerate",
  1008. &val);
  1009. if (rc) {
  1010. pr_err("[%s] max refresh rate is not defined\n",
  1011. name);
  1012. rc = -EINVAL;
  1013. goto error;
  1014. }
  1015. }
  1016. dfps_caps->max_refresh_rate = val;
  1017. if (dfps_caps->min_refresh_rate > dfps_caps->max_refresh_rate) {
  1018. pr_err("[%s] min rate > max rate\n", name);
  1019. rc = -EINVAL;
  1020. }
  1021. pr_debug("[%s] DFPS is supported %d-%d, mode %d\n", name,
  1022. dfps_caps->min_refresh_rate,
  1023. dfps_caps->max_refresh_rate,
  1024. dfps_caps->type);
  1025. dfps_caps->dfps_support = true;
  1026. }
  1027. error:
  1028. return rc;
  1029. }
  1030. static int dsi_panel_parse_video_host_config(struct dsi_video_engine_cfg *cfg,
  1031. struct dsi_parser_utils *utils,
  1032. const char *name)
  1033. {
  1034. int rc = 0;
  1035. const char *traffic_mode;
  1036. u32 vc_id = 0;
  1037. u32 val = 0;
  1038. u32 line_no = 0;
  1039. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-h-sync-pulse", &val);
  1040. if (rc) {
  1041. pr_debug("[%s] fallback to default h-sync-pulse\n", name);
  1042. cfg->pulse_mode_hsa_he = false;
  1043. } else if (val == 1) {
  1044. cfg->pulse_mode_hsa_he = true;
  1045. } else if (val == 0) {
  1046. cfg->pulse_mode_hsa_he = false;
  1047. } else {
  1048. pr_err("[%s] Unrecognized value for mdss-dsi-h-sync-pulse\n",
  1049. name);
  1050. rc = -EINVAL;
  1051. goto error;
  1052. }
  1053. cfg->hfp_lp11_en = utils->read_bool(utils->data,
  1054. "qcom,mdss-dsi-hfp-power-mode");
  1055. cfg->hbp_lp11_en = utils->read_bool(utils->data,
  1056. "qcom,mdss-dsi-hbp-power-mode");
  1057. cfg->hsa_lp11_en = utils->read_bool(utils->data,
  1058. "qcom,mdss-dsi-hsa-power-mode");
  1059. cfg->last_line_interleave_en = utils->read_bool(utils->data,
  1060. "qcom,mdss-dsi-last-line-interleave");
  1061. cfg->eof_bllp_lp11_en = utils->read_bool(utils->data,
  1062. "qcom,mdss-dsi-bllp-eof-power-mode");
  1063. cfg->bllp_lp11_en = utils->read_bool(utils->data,
  1064. "qcom,mdss-dsi-bllp-power-mode");
  1065. cfg->force_clk_lane_hs = of_property_read_bool(utils->data,
  1066. "qcom,mdss-dsi-force-clock-lane-hs");
  1067. traffic_mode = utils->get_property(utils->data,
  1068. "qcom,mdss-dsi-traffic-mode",
  1069. NULL);
  1070. if (!traffic_mode) {
  1071. pr_debug("[%s] Falling back to default traffic mode\n", name);
  1072. cfg->traffic_mode = DSI_VIDEO_TRAFFIC_SYNC_PULSES;
  1073. } else if (!strcmp(traffic_mode, "non_burst_sync_pulse")) {
  1074. cfg->traffic_mode = DSI_VIDEO_TRAFFIC_SYNC_PULSES;
  1075. } else if (!strcmp(traffic_mode, "non_burst_sync_event")) {
  1076. cfg->traffic_mode = DSI_VIDEO_TRAFFIC_SYNC_START_EVENTS;
  1077. } else if (!strcmp(traffic_mode, "burst_mode")) {
  1078. cfg->traffic_mode = DSI_VIDEO_TRAFFIC_BURST_MODE;
  1079. } else {
  1080. pr_err("[%s] Unrecognized traffic mode-%s\n", name,
  1081. traffic_mode);
  1082. rc = -EINVAL;
  1083. goto error;
  1084. }
  1085. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-virtual-channel-id",
  1086. &vc_id);
  1087. if (rc) {
  1088. pr_debug("[%s] Fallback to default vc id\n", name);
  1089. cfg->vc_id = 0;
  1090. } else {
  1091. cfg->vc_id = vc_id;
  1092. }
  1093. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-dma-schedule-line",
  1094. &line_no);
  1095. if (rc) {
  1096. pr_debug("[%s] set default dma scheduling line no\n", name);
  1097. cfg->dma_sched_line = 0x1;
  1098. /* do not fail since we have default value */
  1099. rc = 0;
  1100. } else {
  1101. cfg->dma_sched_line = line_no;
  1102. }
  1103. error:
  1104. return rc;
  1105. }
  1106. static int dsi_panel_parse_cmd_host_config(struct dsi_cmd_engine_cfg *cfg,
  1107. struct dsi_parser_utils *utils,
  1108. const char *name)
  1109. {
  1110. u32 val = 0;
  1111. int rc = 0;
  1112. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-wr-mem-start", &val);
  1113. if (rc) {
  1114. pr_debug("[%s] Fallback to default wr-mem-start\n", name);
  1115. cfg->wr_mem_start = 0x2C;
  1116. } else {
  1117. cfg->wr_mem_start = val;
  1118. }
  1119. val = 0;
  1120. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-wr-mem-continue",
  1121. &val);
  1122. if (rc) {
  1123. pr_debug("[%s] Fallback to default wr-mem-continue\n", name);
  1124. cfg->wr_mem_continue = 0x3C;
  1125. } else {
  1126. cfg->wr_mem_continue = val;
  1127. }
  1128. /* TODO: fix following */
  1129. cfg->max_cmd_packets_interleave = 0;
  1130. val = 0;
  1131. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-te-dcs-command",
  1132. &val);
  1133. if (rc) {
  1134. pr_debug("[%s] fallback to default te-dcs-cmd\n", name);
  1135. cfg->insert_dcs_command = true;
  1136. } else if (val == 1) {
  1137. cfg->insert_dcs_command = true;
  1138. } else if (val == 0) {
  1139. cfg->insert_dcs_command = false;
  1140. } else {
  1141. pr_err("[%s] Unrecognized value for mdss-dsi-te-dcs-command\n",
  1142. name);
  1143. rc = -EINVAL;
  1144. goto error;
  1145. }
  1146. error:
  1147. return rc;
  1148. }
  1149. static int dsi_panel_parse_panel_mode(struct dsi_panel *panel)
  1150. {
  1151. int rc = 0;
  1152. struct dsi_parser_utils *utils = &panel->utils;
  1153. bool panel_mode_switch_enabled;
  1154. enum dsi_op_mode panel_mode;
  1155. const char *mode;
  1156. mode = utils->get_property(utils->data,
  1157. "qcom,mdss-dsi-panel-type", NULL);
  1158. if (!mode) {
  1159. pr_debug("[%s] Fallback to default panel mode\n", panel->name);
  1160. panel_mode = DSI_OP_VIDEO_MODE;
  1161. } else if (!strcmp(mode, "dsi_video_mode")) {
  1162. panel_mode = DSI_OP_VIDEO_MODE;
  1163. } else if (!strcmp(mode, "dsi_cmd_mode")) {
  1164. panel_mode = DSI_OP_CMD_MODE;
  1165. } else {
  1166. pr_err("[%s] Unrecognized panel type-%s\n", panel->name, mode);
  1167. rc = -EINVAL;
  1168. goto error;
  1169. }
  1170. panel_mode_switch_enabled = utils->read_bool(utils->data,
  1171. "qcom,mdss-dsi-panel-mode-switch");
  1172. pr_info("%s: panel operating mode switch feature %s\n", __func__,
  1173. (panel_mode_switch_enabled ? "enabled" : "disabled"));
  1174. if (panel_mode == DSI_OP_VIDEO_MODE || panel_mode_switch_enabled) {
  1175. rc = dsi_panel_parse_video_host_config(&panel->video_config,
  1176. utils,
  1177. panel->name);
  1178. if (rc) {
  1179. pr_err("[%s] Failed to parse video host cfg, rc=%d\n",
  1180. panel->name, rc);
  1181. goto error;
  1182. }
  1183. }
  1184. if (panel_mode == DSI_OP_CMD_MODE || panel_mode_switch_enabled) {
  1185. rc = dsi_panel_parse_cmd_host_config(&panel->cmd_config,
  1186. utils,
  1187. panel->name);
  1188. if (rc) {
  1189. pr_err("[%s] Failed to parse cmd host config, rc=%d\n",
  1190. panel->name, rc);
  1191. goto error;
  1192. }
  1193. }
  1194. panel->panel_mode = panel_mode;
  1195. panel->panel_mode_switch_enabled = panel_mode_switch_enabled;
  1196. error:
  1197. return rc;
  1198. }
  1199. static int dsi_panel_parse_phy_props(struct dsi_panel *panel)
  1200. {
  1201. int rc = 0;
  1202. u32 val = 0;
  1203. const char *str;
  1204. struct dsi_panel_phy_props *props = &panel->phy_props;
  1205. struct dsi_parser_utils *utils = &panel->utils;
  1206. const char *name = panel->name;
  1207. rc = utils->read_u32(utils->data,
  1208. "qcom,mdss-pan-physical-width-dimension", &val);
  1209. if (rc) {
  1210. pr_debug("[%s] Physical panel width is not defined\n", name);
  1211. props->panel_width_mm = 0;
  1212. rc = 0;
  1213. } else {
  1214. props->panel_width_mm = val;
  1215. }
  1216. rc = utils->read_u32(utils->data,
  1217. "qcom,mdss-pan-physical-height-dimension",
  1218. &val);
  1219. if (rc) {
  1220. pr_debug("[%s] Physical panel height is not defined\n", name);
  1221. props->panel_height_mm = 0;
  1222. rc = 0;
  1223. } else {
  1224. props->panel_height_mm = val;
  1225. }
  1226. str = utils->get_property(utils->data,
  1227. "qcom,mdss-dsi-panel-orientation", NULL);
  1228. if (!str) {
  1229. props->rotation = DSI_PANEL_ROTATE_NONE;
  1230. } else if (!strcmp(str, "180")) {
  1231. props->rotation = DSI_PANEL_ROTATE_HV_FLIP;
  1232. } else if (!strcmp(str, "hflip")) {
  1233. props->rotation = DSI_PANEL_ROTATE_H_FLIP;
  1234. } else if (!strcmp(str, "vflip")) {
  1235. props->rotation = DSI_PANEL_ROTATE_V_FLIP;
  1236. } else {
  1237. pr_err("[%s] Unrecognized panel rotation-%s\n", name, str);
  1238. rc = -EINVAL;
  1239. goto error;
  1240. }
  1241. error:
  1242. return rc;
  1243. }
  1244. const char *cmd_set_prop_map[DSI_CMD_SET_MAX] = {
  1245. "qcom,mdss-dsi-pre-on-command",
  1246. "qcom,mdss-dsi-on-command",
  1247. "qcom,mdss-dsi-post-panel-on-command",
  1248. "qcom,mdss-dsi-pre-off-command",
  1249. "qcom,mdss-dsi-off-command",
  1250. "qcom,mdss-dsi-post-off-command",
  1251. "qcom,mdss-dsi-pre-res-switch",
  1252. "qcom,mdss-dsi-res-switch",
  1253. "qcom,mdss-dsi-post-res-switch",
  1254. "qcom,cmd-to-video-mode-switch-commands",
  1255. "qcom,cmd-to-video-mode-post-switch-commands",
  1256. "qcom,video-to-cmd-mode-switch-commands",
  1257. "qcom,video-to-cmd-mode-post-switch-commands",
  1258. "qcom,mdss-dsi-panel-status-command",
  1259. "qcom,mdss-dsi-lp1-command",
  1260. "qcom,mdss-dsi-lp2-command",
  1261. "qcom,mdss-dsi-nolp-command",
  1262. "PPS not parsed from DTSI, generated dynamically",
  1263. "ROI not parsed from DTSI, generated dynamically",
  1264. "qcom,mdss-dsi-timing-switch-command",
  1265. "qcom,mdss-dsi-post-mode-switch-on-command",
  1266. "qcom,mdss-dsi-qsync-on-commands",
  1267. "qcom,mdss-dsi-qsync-off-commands",
  1268. };
  1269. const char *cmd_set_state_map[DSI_CMD_SET_MAX] = {
  1270. "qcom,mdss-dsi-pre-on-command-state",
  1271. "qcom,mdss-dsi-on-command-state",
  1272. "qcom,mdss-dsi-post-on-command-state",
  1273. "qcom,mdss-dsi-pre-off-command-state",
  1274. "qcom,mdss-dsi-off-command-state",
  1275. "qcom,mdss-dsi-post-off-command-state",
  1276. "qcom,mdss-dsi-pre-res-switch-state",
  1277. "qcom,mdss-dsi-res-switch-state",
  1278. "qcom,mdss-dsi-post-res-switch-state",
  1279. "qcom,cmd-to-video-mode-switch-commands-state",
  1280. "qcom,cmd-to-video-mode-post-switch-commands-state",
  1281. "qcom,video-to-cmd-mode-switch-commands-state",
  1282. "qcom,video-to-cmd-mode-post-switch-commands-state",
  1283. "qcom,mdss-dsi-panel-status-command-state",
  1284. "qcom,mdss-dsi-lp1-command-state",
  1285. "qcom,mdss-dsi-lp2-command-state",
  1286. "qcom,mdss-dsi-nolp-command-state",
  1287. "PPS not parsed from DTSI, generated dynamically",
  1288. "ROI not parsed from DTSI, generated dynamically",
  1289. "qcom,mdss-dsi-timing-switch-command-state",
  1290. "qcom,mdss-dsi-post-mode-switch-on-command-state",
  1291. "qcom,mdss-dsi-qsync-on-commands-state",
  1292. "qcom,mdss-dsi-qsync-off-commands-state",
  1293. };
  1294. static int dsi_panel_get_cmd_pkt_count(const char *data, u32 length, u32 *cnt)
  1295. {
  1296. const u32 cmd_set_min_size = 7;
  1297. u32 count = 0;
  1298. u32 packet_length;
  1299. u32 tmp;
  1300. while (length >= cmd_set_min_size) {
  1301. packet_length = cmd_set_min_size;
  1302. tmp = ((data[5] << 8) | (data[6]));
  1303. packet_length += tmp;
  1304. if (packet_length > length) {
  1305. pr_err("format error\n");
  1306. return -EINVAL;
  1307. }
  1308. length -= packet_length;
  1309. data += packet_length;
  1310. count++;
  1311. }
  1312. *cnt = count;
  1313. return 0;
  1314. }
  1315. static int dsi_panel_create_cmd_packets(const char *data,
  1316. u32 length,
  1317. u32 count,
  1318. struct dsi_cmd_desc *cmd)
  1319. {
  1320. int rc = 0;
  1321. int i, j;
  1322. u8 *payload;
  1323. for (i = 0; i < count; i++) {
  1324. u32 size;
  1325. cmd[i].msg.type = data[0];
  1326. cmd[i].last_command = (data[1] == 1);
  1327. cmd[i].msg.channel = data[2];
  1328. cmd[i].msg.flags |= (data[3] == 1 ? MIPI_DSI_MSG_REQ_ACK : 0);
  1329. cmd[i].msg.ctrl = 0;
  1330. cmd[i].post_wait_ms = cmd[i].msg.wait_ms = data[4];
  1331. cmd[i].msg.tx_len = ((data[5] << 8) | (data[6]));
  1332. size = cmd[i].msg.tx_len * sizeof(u8);
  1333. payload = kzalloc(size, GFP_KERNEL);
  1334. if (!payload) {
  1335. rc = -ENOMEM;
  1336. goto error_free_payloads;
  1337. }
  1338. for (j = 0; j < cmd[i].msg.tx_len; j++)
  1339. payload[j] = data[7 + j];
  1340. cmd[i].msg.tx_buf = payload;
  1341. data += (7 + cmd[i].msg.tx_len);
  1342. }
  1343. return rc;
  1344. error_free_payloads:
  1345. for (i = i - 1; i >= 0; i--) {
  1346. cmd--;
  1347. kfree(cmd->msg.tx_buf);
  1348. }
  1349. return rc;
  1350. }
  1351. static void dsi_panel_destroy_cmd_packets(struct dsi_panel_cmd_set *set)
  1352. {
  1353. u32 i = 0;
  1354. struct dsi_cmd_desc *cmd;
  1355. for (i = 0; i < set->count; i++) {
  1356. cmd = &set->cmds[i];
  1357. kfree(cmd->msg.tx_buf);
  1358. }
  1359. }
  1360. static void dsi_panel_dealloc_cmd_packets(struct dsi_panel_cmd_set *set)
  1361. {
  1362. kfree(set->cmds);
  1363. }
  1364. static int dsi_panel_alloc_cmd_packets(struct dsi_panel_cmd_set *cmd,
  1365. u32 packet_count)
  1366. {
  1367. u32 size;
  1368. size = packet_count * sizeof(*cmd->cmds);
  1369. cmd->cmds = kzalloc(size, GFP_KERNEL);
  1370. if (!cmd->cmds)
  1371. return -ENOMEM;
  1372. cmd->count = packet_count;
  1373. return 0;
  1374. }
  1375. static int dsi_panel_parse_cmd_sets_sub(struct dsi_panel_cmd_set *cmd,
  1376. enum dsi_cmd_set_type type,
  1377. struct dsi_parser_utils *utils)
  1378. {
  1379. int rc = 0;
  1380. u32 length = 0;
  1381. const char *data;
  1382. const char *state;
  1383. u32 packet_count = 0;
  1384. data = utils->get_property(utils->data, cmd_set_prop_map[type],
  1385. &length);
  1386. if (!data) {
  1387. pr_debug("%s commands not defined\n", cmd_set_prop_map[type]);
  1388. rc = -ENOTSUPP;
  1389. goto error;
  1390. }
  1391. pr_debug("type=%d, name=%s, length=%d\n", type,
  1392. cmd_set_prop_map[type], length);
  1393. print_hex_dump_debug("", DUMP_PREFIX_NONE,
  1394. 8, 1, data, length, false);
  1395. rc = dsi_panel_get_cmd_pkt_count(data, length, &packet_count);
  1396. if (rc) {
  1397. pr_err("commands failed, rc=%d\n", rc);
  1398. goto error;
  1399. }
  1400. pr_debug("[%s] packet-count=%d, %d\n", cmd_set_prop_map[type],
  1401. packet_count, length);
  1402. rc = dsi_panel_alloc_cmd_packets(cmd, packet_count);
  1403. if (rc) {
  1404. pr_err("failed to allocate cmd packets, rc=%d\n", rc);
  1405. goto error;
  1406. }
  1407. rc = dsi_panel_create_cmd_packets(data, length, packet_count,
  1408. cmd->cmds);
  1409. if (rc) {
  1410. pr_err("failed to create cmd packets, rc=%d\n", rc);
  1411. goto error_free_mem;
  1412. }
  1413. state = utils->get_property(utils->data, cmd_set_state_map[type], NULL);
  1414. if (!state || !strcmp(state, "dsi_lp_mode")) {
  1415. cmd->state = DSI_CMD_SET_STATE_LP;
  1416. } else if (!strcmp(state, "dsi_hs_mode")) {
  1417. cmd->state = DSI_CMD_SET_STATE_HS;
  1418. } else {
  1419. pr_err("[%s] command state unrecognized-%s\n",
  1420. cmd_set_state_map[type], state);
  1421. goto error_free_mem;
  1422. }
  1423. return rc;
  1424. error_free_mem:
  1425. kfree(cmd->cmds);
  1426. cmd->cmds = NULL;
  1427. error:
  1428. return rc;
  1429. }
  1430. static int dsi_panel_parse_cmd_sets(
  1431. struct dsi_display_mode_priv_info *priv_info,
  1432. struct dsi_parser_utils *utils)
  1433. {
  1434. int rc = 0;
  1435. struct dsi_panel_cmd_set *set;
  1436. u32 i;
  1437. if (!priv_info) {
  1438. pr_err("invalid mode priv info\n");
  1439. return -EINVAL;
  1440. }
  1441. for (i = DSI_CMD_SET_PRE_ON; i < DSI_CMD_SET_MAX; i++) {
  1442. set = &priv_info->cmd_sets[i];
  1443. set->type = i;
  1444. set->count = 0;
  1445. if (i == DSI_CMD_SET_PPS) {
  1446. rc = dsi_panel_alloc_cmd_packets(set, 1);
  1447. if (rc)
  1448. pr_err("failed to allocate cmd set %d, rc = %d\n",
  1449. i, rc);
  1450. set->state = DSI_CMD_SET_STATE_LP;
  1451. } else {
  1452. rc = dsi_panel_parse_cmd_sets_sub(set, i, utils);
  1453. if (rc)
  1454. pr_debug("failed to parse set %d\n", i);
  1455. }
  1456. }
  1457. rc = 0;
  1458. return rc;
  1459. }
  1460. static int dsi_panel_parse_reset_sequence(struct dsi_panel *panel)
  1461. {
  1462. int rc = 0;
  1463. int i;
  1464. u32 length = 0;
  1465. u32 count = 0;
  1466. u32 size = 0;
  1467. u32 *arr_32 = NULL;
  1468. const u32 *arr;
  1469. struct dsi_parser_utils *utils = &panel->utils;
  1470. struct dsi_reset_seq *seq;
  1471. if (panel->host_config.ext_bridge_mode)
  1472. return 0;
  1473. arr = utils->get_property(utils->data,
  1474. "qcom,mdss-dsi-reset-sequence", &length);
  1475. if (!arr) {
  1476. pr_err("[%s] dsi-reset-sequence not found\n", panel->name);
  1477. rc = -EINVAL;
  1478. goto error;
  1479. }
  1480. if (length & 0x1) {
  1481. pr_err("[%s] syntax error for dsi-reset-sequence\n",
  1482. panel->name);
  1483. rc = -EINVAL;
  1484. goto error;
  1485. }
  1486. pr_err("RESET SEQ LENGTH = %d\n", length);
  1487. length = length / sizeof(u32);
  1488. size = length * sizeof(u32);
  1489. arr_32 = kzalloc(size, GFP_KERNEL);
  1490. if (!arr_32) {
  1491. rc = -ENOMEM;
  1492. goto error;
  1493. }
  1494. rc = utils->read_u32_array(utils->data, "qcom,mdss-dsi-reset-sequence",
  1495. arr_32, length);
  1496. if (rc) {
  1497. pr_err("[%s] cannot read dso-reset-seqience\n", panel->name);
  1498. goto error_free_arr_32;
  1499. }
  1500. count = length / 2;
  1501. size = count * sizeof(*seq);
  1502. seq = kzalloc(size, GFP_KERNEL);
  1503. if (!seq) {
  1504. rc = -ENOMEM;
  1505. goto error_free_arr_32;
  1506. }
  1507. panel->reset_config.sequence = seq;
  1508. panel->reset_config.count = count;
  1509. for (i = 0; i < length; i += 2) {
  1510. seq->level = arr_32[i];
  1511. seq->sleep_ms = arr_32[i + 1];
  1512. seq++;
  1513. }
  1514. error_free_arr_32:
  1515. kfree(arr_32);
  1516. error:
  1517. return rc;
  1518. }
  1519. static int dsi_panel_parse_misc_features(struct dsi_panel *panel)
  1520. {
  1521. struct dsi_parser_utils *utils = &panel->utils;
  1522. panel->ulps_feature_enabled =
  1523. utils->read_bool(utils->data, "qcom,ulps-enabled");
  1524. pr_info("%s: ulps feature %s\n", __func__,
  1525. (panel->ulps_feature_enabled ? "enabled" : "disabled"));
  1526. panel->ulps_suspend_enabled =
  1527. utils->read_bool(utils->data, "qcom,suspend-ulps-enabled");
  1528. pr_info("%s: ulps during suspend feature %s\n", __func__,
  1529. (panel->ulps_suspend_enabled ? "enabled" : "disabled"));
  1530. panel->te_using_watchdog_timer = utils->read_bool(utils->data,
  1531. "qcom,mdss-dsi-te-using-wd");
  1532. panel->sync_broadcast_en = utils->read_bool(utils->data,
  1533. "qcom,cmd-sync-wait-broadcast");
  1534. panel->lp11_init = utils->read_bool(utils->data,
  1535. "qcom,mdss-dsi-lp11-init");
  1536. return 0;
  1537. }
  1538. static int dsi_panel_parse_jitter_config(
  1539. struct dsi_display_mode *mode,
  1540. struct dsi_parser_utils *utils)
  1541. {
  1542. int rc;
  1543. struct dsi_display_mode_priv_info *priv_info;
  1544. u32 jitter[DEFAULT_PANEL_JITTER_ARRAY_SIZE] = {0, 0};
  1545. u64 jitter_val = 0;
  1546. priv_info = mode->priv_info;
  1547. rc = utils->read_u32_array(utils->data, "qcom,mdss-dsi-panel-jitter",
  1548. jitter, DEFAULT_PANEL_JITTER_ARRAY_SIZE);
  1549. if (rc) {
  1550. pr_debug("panel jitter not defined rc=%d\n", rc);
  1551. } else {
  1552. jitter_val = jitter[0];
  1553. jitter_val = div_u64(jitter_val, jitter[1]);
  1554. }
  1555. if (rc || !jitter_val || (jitter_val > MAX_PANEL_JITTER)) {
  1556. priv_info->panel_jitter_numer = DEFAULT_PANEL_JITTER_NUMERATOR;
  1557. priv_info->panel_jitter_denom =
  1558. DEFAULT_PANEL_JITTER_DENOMINATOR;
  1559. } else {
  1560. priv_info->panel_jitter_numer = jitter[0];
  1561. priv_info->panel_jitter_denom = jitter[1];
  1562. }
  1563. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-panel-prefill-lines",
  1564. &priv_info->panel_prefill_lines);
  1565. if (rc) {
  1566. pr_debug("panel prefill lines are not defined rc=%d\n", rc);
  1567. priv_info->panel_prefill_lines = mode->timing.v_back_porch +
  1568. mode->timing.v_sync_width + mode->timing.v_front_porch;
  1569. } else if (priv_info->panel_prefill_lines >=
  1570. DSI_V_TOTAL(&mode->timing)) {
  1571. pr_debug("invalid prefill lines config=%d setting to:%d\n",
  1572. priv_info->panel_prefill_lines, DEFAULT_PANEL_PREFILL_LINES);
  1573. priv_info->panel_prefill_lines = DEFAULT_PANEL_PREFILL_LINES;
  1574. }
  1575. return 0;
  1576. }
  1577. static int dsi_panel_parse_power_cfg(struct dsi_panel *panel)
  1578. {
  1579. int rc = 0;
  1580. char *supply_name;
  1581. if (panel->host_config.ext_bridge_mode)
  1582. return 0;
  1583. if (!strcmp(panel->type, "primary"))
  1584. supply_name = "qcom,panel-supply-entries";
  1585. else
  1586. supply_name = "qcom,panel-sec-supply-entries";
  1587. rc = dsi_pwr_of_get_vreg_data(&panel->utils,
  1588. &panel->power_info, supply_name);
  1589. if (rc) {
  1590. pr_err("[%s] failed to parse vregs\n", panel->name);
  1591. goto error;
  1592. }
  1593. error:
  1594. return rc;
  1595. }
  1596. static int dsi_panel_parse_gpios(struct dsi_panel *panel)
  1597. {
  1598. int rc = 0;
  1599. const char *data;
  1600. struct dsi_parser_utils *utils = &panel->utils;
  1601. char *reset_gpio_name, *mode_set_gpio_name;
  1602. if (!strcmp(panel->type, "primary")) {
  1603. reset_gpio_name = "qcom,platform-reset-gpio";
  1604. mode_set_gpio_name = "qcom,panel-mode-gpio";
  1605. } else {
  1606. reset_gpio_name = "qcom,platform-sec-reset-gpio";
  1607. mode_set_gpio_name = "qcom,panel-sec-mode-gpio";
  1608. }
  1609. panel->reset_config.reset_gpio = utils->get_named_gpio(utils->data,
  1610. reset_gpio_name, 0);
  1611. if (!gpio_is_valid(panel->reset_config.reset_gpio) &&
  1612. !panel->host_config.ext_bridge_mode) {
  1613. rc = panel->reset_config.reset_gpio;
  1614. pr_err("[%s] failed get reset gpio, rc=%d\n", panel->name, rc);
  1615. goto error;
  1616. }
  1617. panel->reset_config.disp_en_gpio = utils->get_named_gpio(utils->data,
  1618. "qcom,5v-boost-gpio",
  1619. 0);
  1620. if (!gpio_is_valid(panel->reset_config.disp_en_gpio)) {
  1621. pr_debug("[%s] 5v-boot-gpio is not set, rc=%d\n",
  1622. panel->name, rc);
  1623. panel->reset_config.disp_en_gpio =
  1624. utils->get_named_gpio(utils->data,
  1625. "qcom,platform-en-gpio", 0);
  1626. if (!gpio_is_valid(panel->reset_config.disp_en_gpio)) {
  1627. pr_debug("[%s] platform-en-gpio is not set, rc=%d\n",
  1628. panel->name, rc);
  1629. }
  1630. }
  1631. panel->reset_config.lcd_mode_sel_gpio = utils->get_named_gpio(
  1632. utils->data, mode_set_gpio_name, 0);
  1633. if (!gpio_is_valid(panel->reset_config.lcd_mode_sel_gpio))
  1634. pr_debug("%s:%d mode gpio not specified\n", __func__, __LINE__);
  1635. pr_debug("mode gpio=%d\n", panel->reset_config.lcd_mode_sel_gpio);
  1636. data = utils->get_property(utils->data,
  1637. "qcom,mdss-dsi-mode-sel-gpio-state", NULL);
  1638. if (data) {
  1639. if (!strcmp(data, "single_port"))
  1640. panel->reset_config.mode_sel_state =
  1641. MODE_SEL_SINGLE_PORT;
  1642. else if (!strcmp(data, "dual_port"))
  1643. panel->reset_config.mode_sel_state =
  1644. MODE_SEL_DUAL_PORT;
  1645. else if (!strcmp(data, "high"))
  1646. panel->reset_config.mode_sel_state =
  1647. MODE_GPIO_HIGH;
  1648. else if (!strcmp(data, "low"))
  1649. panel->reset_config.mode_sel_state =
  1650. MODE_GPIO_LOW;
  1651. } else {
  1652. /* Set default mode as SPLIT mode */
  1653. panel->reset_config.mode_sel_state = MODE_SEL_DUAL_PORT;
  1654. }
  1655. /* TODO: release memory */
  1656. rc = dsi_panel_parse_reset_sequence(panel);
  1657. if (rc) {
  1658. pr_err("[%s] failed to parse reset sequence, rc=%d\n",
  1659. panel->name, rc);
  1660. goto error;
  1661. }
  1662. error:
  1663. return rc;
  1664. }
  1665. static int dsi_panel_parse_bl_pwm_config(struct dsi_panel *panel)
  1666. {
  1667. int rc = 0;
  1668. u32 val;
  1669. struct dsi_backlight_config *config = &panel->bl_config;
  1670. struct dsi_parser_utils *utils = &panel->utils;
  1671. rc = utils->read_u32(utils->data, "qcom,dsi-bl-pmic-bank-select",
  1672. &val);
  1673. if (rc) {
  1674. pr_err("bl-pmic-bank-select is not defined, rc=%d\n", rc);
  1675. goto error;
  1676. }
  1677. config->pwm_pmic_bank = val;
  1678. rc = utils->read_u32(utils->data, "qcom,dsi-bl-pmic-pwm-frequency",
  1679. &val);
  1680. if (rc) {
  1681. pr_err("bl-pmic-bank-select is not defined, rc=%d\n", rc);
  1682. goto error;
  1683. }
  1684. config->pwm_period_usecs = val;
  1685. config->pwm_pmi_control = utils->read_bool(utils->data,
  1686. "qcom,mdss-dsi-bl-pwm-pmi");
  1687. config->pwm_gpio = utils->get_named_gpio(utils->data,
  1688. "qcom,mdss-dsi-pwm-gpio",
  1689. 0);
  1690. if (!gpio_is_valid(config->pwm_gpio)) {
  1691. pr_err("pwm gpio is invalid\n");
  1692. rc = -EINVAL;
  1693. goto error;
  1694. }
  1695. error:
  1696. return rc;
  1697. }
  1698. static int dsi_panel_parse_bl_config(struct dsi_panel *panel)
  1699. {
  1700. int rc = 0;
  1701. u32 val = 0;
  1702. const char *bl_type;
  1703. const char *data;
  1704. struct dsi_parser_utils *utils = &panel->utils;
  1705. char *bl_name;
  1706. if (!strcmp(panel->type, "primary"))
  1707. bl_name = "qcom,mdss-dsi-bl-pmic-control-type";
  1708. else
  1709. bl_name = "qcom,mdss-dsi-sec-bl-pmic-control-type";
  1710. bl_type = utils->get_property(utils->data, bl_name, NULL);
  1711. if (!bl_type) {
  1712. panel->bl_config.type = DSI_BACKLIGHT_UNKNOWN;
  1713. } else if (!strcmp(bl_type, "bl_ctrl_pwm")) {
  1714. panel->bl_config.type = DSI_BACKLIGHT_PWM;
  1715. } else if (!strcmp(bl_type, "bl_ctrl_wled")) {
  1716. panel->bl_config.type = DSI_BACKLIGHT_WLED;
  1717. } else if (!strcmp(bl_type, "bl_ctrl_dcs")) {
  1718. panel->bl_config.type = DSI_BACKLIGHT_DCS;
  1719. } else if (!strcmp(bl_type, "bl_ctrl_external")) {
  1720. panel->bl_config.type = DSI_BACKLIGHT_EXTERNAL;
  1721. } else {
  1722. pr_debug("[%s] bl-pmic-control-type unknown-%s\n",
  1723. panel->name, bl_type);
  1724. panel->bl_config.type = DSI_BACKLIGHT_UNKNOWN;
  1725. }
  1726. data = utils->get_property(utils->data, "qcom,bl-update-flag", NULL);
  1727. if (!data) {
  1728. panel->bl_config.bl_update = BL_UPDATE_NONE;
  1729. } else if (!strcmp(data, "delay_until_first_frame")) {
  1730. panel->bl_config.bl_update = BL_UPDATE_DELAY_UNTIL_FIRST_FRAME;
  1731. } else {
  1732. pr_debug("[%s] No valid bl-update-flag: %s\n",
  1733. panel->name, data);
  1734. panel->bl_config.bl_update = BL_UPDATE_NONE;
  1735. }
  1736. panel->bl_config.bl_scale = MAX_BL_SCALE_LEVEL;
  1737. panel->bl_config.bl_scale_sv = MAX_SV_BL_SCALE_LEVEL;
  1738. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-bl-min-level", &val);
  1739. if (rc) {
  1740. pr_debug("[%s] bl-min-level unspecified, defaulting to zero\n",
  1741. panel->name);
  1742. panel->bl_config.bl_min_level = 0;
  1743. } else {
  1744. panel->bl_config.bl_min_level = val;
  1745. }
  1746. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-bl-max-level", &val);
  1747. if (rc) {
  1748. pr_debug("[%s] bl-max-level unspecified, defaulting to max level\n",
  1749. panel->name);
  1750. panel->bl_config.bl_max_level = MAX_BL_LEVEL;
  1751. } else {
  1752. panel->bl_config.bl_max_level = val;
  1753. }
  1754. rc = utils->read_u32(utils->data, "qcom,mdss-brightness-max-level",
  1755. &val);
  1756. if (rc) {
  1757. pr_debug("[%s] brigheness-max-level unspecified, defaulting to 255\n",
  1758. panel->name);
  1759. panel->bl_config.brightness_max_level = 255;
  1760. } else {
  1761. panel->bl_config.brightness_max_level = val;
  1762. }
  1763. if (panel->bl_config.type == DSI_BACKLIGHT_PWM) {
  1764. rc = dsi_panel_parse_bl_pwm_config(panel);
  1765. if (rc) {
  1766. pr_err("[%s] failed to parse pwm config, rc=%d\n",
  1767. panel->name, rc);
  1768. goto error;
  1769. }
  1770. }
  1771. panel->bl_config.en_gpio = utils->get_named_gpio(utils->data,
  1772. "qcom,platform-bklight-en-gpio",
  1773. 0);
  1774. if (!gpio_is_valid(panel->bl_config.en_gpio)) {
  1775. pr_debug("[%s] failed get bklt gpio, rc=%d\n", panel->name, rc);
  1776. rc = 0;
  1777. goto error;
  1778. }
  1779. error:
  1780. return rc;
  1781. }
  1782. void dsi_dsc_pclk_param_calc(struct msm_display_dsc_info *dsc, int intf_width)
  1783. {
  1784. int slice_per_pkt, slice_per_intf;
  1785. int bytes_in_slice, total_bytes_per_intf;
  1786. if (!dsc || !dsc->slice_width || !dsc->slice_per_pkt ||
  1787. (intf_width < dsc->slice_width)) {
  1788. pr_err("invalid input, intf_width=%d slice_width=%d\n",
  1789. intf_width, dsc ? dsc->slice_width : -1);
  1790. return;
  1791. }
  1792. slice_per_pkt = dsc->slice_per_pkt;
  1793. slice_per_intf = DIV_ROUND_UP(intf_width, dsc->slice_width);
  1794. /*
  1795. * If slice_per_pkt is greater than slice_per_intf then default to 1.
  1796. * This can happen during partial update.
  1797. */
  1798. if (slice_per_pkt > slice_per_intf)
  1799. slice_per_pkt = 1;
  1800. bytes_in_slice = DIV_ROUND_UP(dsc->slice_width * dsc->bpp, 8);
  1801. total_bytes_per_intf = bytes_in_slice * slice_per_intf;
  1802. dsc->eol_byte_num = total_bytes_per_intf % 3;
  1803. dsc->pclk_per_line = DIV_ROUND_UP(total_bytes_per_intf, 3);
  1804. dsc->bytes_in_slice = bytes_in_slice;
  1805. dsc->bytes_per_pkt = bytes_in_slice * slice_per_pkt;
  1806. dsc->pkt_per_line = slice_per_intf / slice_per_pkt;
  1807. }
  1808. int dsi_dsc_populate_static_param(struct msm_display_dsc_info *dsc)
  1809. {
  1810. int bpp, bpc;
  1811. int mux_words_size;
  1812. int groups_per_line, groups_total;
  1813. int min_rate_buffer_size;
  1814. int hrd_delay;
  1815. int pre_num_extra_mux_bits, num_extra_mux_bits;
  1816. int slice_bits;
  1817. int data;
  1818. int final_value, final_scale;
  1819. int ratio_index, mod_offset;
  1820. dsc->rc_model_size = 8192;
  1821. if (dsc->version == 0x11 && dsc->scr_rev == 0x1)
  1822. dsc->first_line_bpg_offset = 15;
  1823. else
  1824. dsc->first_line_bpg_offset = 12;
  1825. dsc->edge_factor = 6;
  1826. dsc->tgt_offset_hi = 3;
  1827. dsc->tgt_offset_lo = 3;
  1828. dsc->enable_422 = 0;
  1829. dsc->convert_rgb = 1;
  1830. dsc->vbr_enable = 0;
  1831. dsc->buf_thresh = dsi_dsc_rc_buf_thresh;
  1832. bpp = dsc->bpp;
  1833. bpc = dsc->bpc;
  1834. if ((bpc == 12) && (bpp == 8))
  1835. ratio_index = DSC_12BPC_8BPP;
  1836. else if ((bpc == 10) && (bpp == 8))
  1837. ratio_index = DSC_10BPC_8BPP;
  1838. else if ((bpc == 10) && (bpp == 10))
  1839. ratio_index = DSC_10BPC_10BPP;
  1840. else
  1841. ratio_index = DSC_8BPC_8BPP;
  1842. if (dsc->version == 0x11 && dsc->scr_rev == 0x1) {
  1843. dsc->range_min_qp =
  1844. dsi_dsc_rc_range_min_qp_1_1_scr1[ratio_index];
  1845. dsc->range_max_qp =
  1846. dsi_dsc_rc_range_max_qp_1_1_scr1[ratio_index];
  1847. } else {
  1848. dsc->range_min_qp = dsi_dsc_rc_range_min_qp_1_1[ratio_index];
  1849. dsc->range_max_qp = dsi_dsc_rc_range_max_qp_1_1[ratio_index];
  1850. }
  1851. dsc->range_bpg_offset = dsi_dsc_rc_range_bpg_offset;
  1852. if (bpp == 8) {
  1853. dsc->initial_offset = 6144;
  1854. dsc->initial_xmit_delay = 512;
  1855. } else if (bpp == 10) {
  1856. dsc->initial_offset = 5632;
  1857. dsc->initial_xmit_delay = 410;
  1858. } else {
  1859. dsc->initial_offset = 2048;
  1860. dsc->initial_xmit_delay = 341;
  1861. }
  1862. dsc->line_buf_depth = bpc + 1;
  1863. if (bpc == 8) {
  1864. dsc->input_10_bits = 0;
  1865. dsc->min_qp_flatness = 3;
  1866. dsc->max_qp_flatness = 12;
  1867. dsc->quant_incr_limit0 = 11;
  1868. dsc->quant_incr_limit1 = 11;
  1869. mux_words_size = 48;
  1870. } else if (bpc == 10) { /* 10bpc */
  1871. dsc->input_10_bits = 1;
  1872. dsc->min_qp_flatness = 7;
  1873. dsc->max_qp_flatness = 16;
  1874. dsc->quant_incr_limit0 = 15;
  1875. dsc->quant_incr_limit1 = 15;
  1876. mux_words_size = 48;
  1877. } else { /* 12 bpc */
  1878. dsc->input_10_bits = 0;
  1879. dsc->min_qp_flatness = 11;
  1880. dsc->max_qp_flatness = 20;
  1881. dsc->quant_incr_limit0 = 19;
  1882. dsc->quant_incr_limit1 = 19;
  1883. mux_words_size = 64;
  1884. }
  1885. mod_offset = dsc->slice_width % 3;
  1886. switch (mod_offset) {
  1887. case 0:
  1888. dsc->slice_last_group_size = 2;
  1889. break;
  1890. case 1:
  1891. dsc->slice_last_group_size = 0;
  1892. break;
  1893. case 2:
  1894. dsc->slice_last_group_size = 1;
  1895. break;
  1896. default:
  1897. break;
  1898. }
  1899. dsc->det_thresh_flatness = 2 << (bpc - 8);
  1900. groups_per_line = DIV_ROUND_UP(dsc->slice_width, 3);
  1901. dsc->chunk_size = dsc->slice_width * bpp / 8;
  1902. if ((dsc->slice_width * bpp) % 8)
  1903. dsc->chunk_size++;
  1904. /* rbs-min */
  1905. min_rate_buffer_size = dsc->rc_model_size - dsc->initial_offset +
  1906. dsc->initial_xmit_delay * bpp +
  1907. groups_per_line * dsc->first_line_bpg_offset;
  1908. hrd_delay = DIV_ROUND_UP(min_rate_buffer_size, bpp);
  1909. dsc->initial_dec_delay = hrd_delay - dsc->initial_xmit_delay;
  1910. dsc->initial_scale_value = 8 * dsc->rc_model_size /
  1911. (dsc->rc_model_size - dsc->initial_offset);
  1912. slice_bits = 8 * dsc->chunk_size * dsc->slice_height;
  1913. groups_total = groups_per_line * dsc->slice_height;
  1914. data = dsc->first_line_bpg_offset * 2048;
  1915. dsc->nfl_bpg_offset = DIV_ROUND_UP(data, (dsc->slice_height - 1));
  1916. pre_num_extra_mux_bits = 3 * (mux_words_size + (4 * bpc + 4) - 2);
  1917. num_extra_mux_bits = pre_num_extra_mux_bits - (mux_words_size -
  1918. ((slice_bits - pre_num_extra_mux_bits) % mux_words_size));
  1919. data = 2048 * (dsc->rc_model_size - dsc->initial_offset
  1920. + num_extra_mux_bits);
  1921. dsc->slice_bpg_offset = DIV_ROUND_UP(data, groups_total);
  1922. data = dsc->initial_xmit_delay * bpp;
  1923. final_value = dsc->rc_model_size - data + num_extra_mux_bits;
  1924. final_scale = 8 * dsc->rc_model_size /
  1925. (dsc->rc_model_size - final_value);
  1926. dsc->final_offset = final_value;
  1927. data = (final_scale - 9) * (dsc->nfl_bpg_offset +
  1928. dsc->slice_bpg_offset);
  1929. dsc->scale_increment_interval = (2048 * dsc->final_offset) / data;
  1930. dsc->scale_decrement_interval = groups_per_line /
  1931. (dsc->initial_scale_value - 8);
  1932. return 0;
  1933. }
  1934. static int dsi_panel_parse_phy_timing(struct dsi_display_mode *mode,
  1935. struct dsi_parser_utils *utils)
  1936. {
  1937. const char *data;
  1938. u32 len, i;
  1939. int rc = 0;
  1940. struct dsi_display_mode_priv_info *priv_info;
  1941. priv_info = mode->priv_info;
  1942. data = utils->get_property(utils->data,
  1943. "qcom,mdss-dsi-panel-phy-timings", &len);
  1944. if (!data) {
  1945. pr_debug("Unable to read Phy timing settings\n");
  1946. } else {
  1947. priv_info->phy_timing_val =
  1948. kzalloc((sizeof(u32) * len), GFP_KERNEL);
  1949. if (!priv_info->phy_timing_val)
  1950. return -EINVAL;
  1951. for (i = 0; i < len; i++)
  1952. priv_info->phy_timing_val[i] = data[i];
  1953. priv_info->phy_timing_len = len;
  1954. }
  1955. mode->pixel_clk_khz = (DSI_H_TOTAL_DSC(&mode->timing) *
  1956. DSI_V_TOTAL(&mode->timing) *
  1957. mode->timing.refresh_rate) / 1000;
  1958. return rc;
  1959. }
  1960. static int dsi_panel_parse_dsc_params(struct dsi_display_mode *mode,
  1961. struct dsi_parser_utils *utils)
  1962. {
  1963. u32 data;
  1964. int rc = -EINVAL;
  1965. int intf_width;
  1966. const char *compression;
  1967. struct dsi_display_mode_priv_info *priv_info;
  1968. if (!mode || !mode->priv_info)
  1969. return -EINVAL;
  1970. priv_info = mode->priv_info;
  1971. priv_info->dsc_enabled = false;
  1972. compression = utils->get_property(utils->data,
  1973. "qcom,compression-mode", NULL);
  1974. if (compression && !strcmp(compression, "dsc"))
  1975. priv_info->dsc_enabled = true;
  1976. if (!priv_info->dsc_enabled) {
  1977. pr_debug("dsc compression is not enabled for the mode\n");
  1978. return 0;
  1979. }
  1980. rc = utils->read_u32(utils->data, "qcom,mdss-dsc-version", &data);
  1981. if (rc) {
  1982. priv_info->dsc.version = 0x11;
  1983. rc = 0;
  1984. } else {
  1985. priv_info->dsc.version = data & 0xff;
  1986. /* only support DSC 1.1 rev */
  1987. if (priv_info->dsc.version != 0x11) {
  1988. pr_err("%s: DSC version:%d not supported\n", __func__,
  1989. priv_info->dsc.version);
  1990. rc = -EINVAL;
  1991. goto error;
  1992. }
  1993. }
  1994. rc = utils->read_u32(utils->data, "qcom,mdss-dsc-scr-version", &data);
  1995. if (rc) {
  1996. priv_info->dsc.scr_rev = 0x0;
  1997. rc = 0;
  1998. } else {
  1999. priv_info->dsc.scr_rev = data & 0xff;
  2000. /* only one scr rev supported */
  2001. if (priv_info->dsc.scr_rev > 0x1) {
  2002. pr_err("%s: DSC scr version:%d not supported\n",
  2003. __func__, priv_info->dsc.scr_rev);
  2004. rc = -EINVAL;
  2005. goto error;
  2006. }
  2007. }
  2008. rc = utils->read_u32(utils->data, "qcom,mdss-dsc-slice-height", &data);
  2009. if (rc) {
  2010. pr_err("failed to parse qcom,mdss-dsc-slice-height\n");
  2011. goto error;
  2012. }
  2013. priv_info->dsc.slice_height = data;
  2014. rc = utils->read_u32(utils->data, "qcom,mdss-dsc-slice-width", &data);
  2015. if (rc) {
  2016. pr_err("failed to parse qcom,mdss-dsc-slice-width\n");
  2017. goto error;
  2018. }
  2019. priv_info->dsc.slice_width = data;
  2020. intf_width = mode->timing.h_active;
  2021. if (intf_width % priv_info->dsc.slice_width) {
  2022. pr_err("invalid slice width for the intf width:%d slice width:%d\n",
  2023. intf_width, priv_info->dsc.slice_width);
  2024. rc = -EINVAL;
  2025. goto error;
  2026. }
  2027. priv_info->dsc.pic_width = mode->timing.h_active;
  2028. priv_info->dsc.pic_height = mode->timing.v_active;
  2029. rc = utils->read_u32(utils->data, "qcom,mdss-dsc-slice-per-pkt", &data);
  2030. if (rc) {
  2031. pr_err("failed to parse qcom,mdss-dsc-slice-per-pkt\n");
  2032. goto error;
  2033. } else if (!data || (data > 2)) {
  2034. pr_err("invalid dsc slice-per-pkt:%d\n", data);
  2035. goto error;
  2036. }
  2037. priv_info->dsc.slice_per_pkt = data;
  2038. rc = utils->read_u32(utils->data, "qcom,mdss-dsc-bit-per-component",
  2039. &data);
  2040. if (rc) {
  2041. pr_err("failed to parse qcom,mdss-dsc-bit-per-component\n");
  2042. goto error;
  2043. }
  2044. priv_info->dsc.bpc = data;
  2045. rc = utils->read_u32(utils->data, "qcom,mdss-dsc-bit-per-pixel",
  2046. &data);
  2047. if (rc) {
  2048. pr_err("failed to parse qcom,mdss-dsc-bit-per-pixel\n");
  2049. goto error;
  2050. }
  2051. priv_info->dsc.bpp = data;
  2052. priv_info->dsc.block_pred_enable = utils->read_bool(utils->data,
  2053. "qcom,mdss-dsc-block-prediction-enable");
  2054. priv_info->dsc.full_frame_slices = DIV_ROUND_UP(intf_width,
  2055. priv_info->dsc.slice_width);
  2056. dsi_dsc_populate_static_param(&priv_info->dsc);
  2057. dsi_dsc_pclk_param_calc(&priv_info->dsc, intf_width);
  2058. mode->timing.dsc_enabled = true;
  2059. mode->timing.dsc = &priv_info->dsc;
  2060. error:
  2061. return rc;
  2062. }
  2063. static int dsi_panel_parse_hdr_config(struct dsi_panel *panel)
  2064. {
  2065. int rc = 0;
  2066. struct drm_panel_hdr_properties *hdr_prop;
  2067. struct dsi_parser_utils *utils = &panel->utils;
  2068. hdr_prop = &panel->hdr_props;
  2069. hdr_prop->hdr_enabled = utils->read_bool(utils->data,
  2070. "qcom,mdss-dsi-panel-hdr-enabled");
  2071. if (hdr_prop->hdr_enabled) {
  2072. rc = utils->read_u32_array(utils->data,
  2073. "qcom,mdss-dsi-panel-hdr-color-primaries",
  2074. hdr_prop->display_primaries,
  2075. DISPLAY_PRIMARIES_MAX);
  2076. if (rc) {
  2077. pr_err("%s:%d, Unable to read color primaries,rc:%u\n",
  2078. __func__, __LINE__, rc);
  2079. hdr_prop->hdr_enabled = false;
  2080. return rc;
  2081. }
  2082. rc = utils->read_u32(utils->data,
  2083. "qcom,mdss-dsi-panel-peak-brightness",
  2084. &(hdr_prop->peak_brightness));
  2085. if (rc) {
  2086. pr_err("%s:%d, Unable to read hdr brightness, rc:%u\n",
  2087. __func__, __LINE__, rc);
  2088. hdr_prop->hdr_enabled = false;
  2089. return rc;
  2090. }
  2091. rc = utils->read_u32(utils->data,
  2092. "qcom,mdss-dsi-panel-blackness-level",
  2093. &(hdr_prop->blackness_level));
  2094. if (rc) {
  2095. pr_err("%s:%d, Unable to read hdr brightness, rc:%u\n",
  2096. __func__, __LINE__, rc);
  2097. hdr_prop->hdr_enabled = false;
  2098. return rc;
  2099. }
  2100. }
  2101. return 0;
  2102. }
  2103. static int dsi_panel_parse_topology(
  2104. struct dsi_display_mode_priv_info *priv_info,
  2105. struct dsi_parser_utils *utils,
  2106. int topology_override)
  2107. {
  2108. struct msm_display_topology *topology;
  2109. u32 top_count, top_sel, *array = NULL;
  2110. int i, len = 0;
  2111. int rc = -EINVAL;
  2112. len = utils->count_u32_elems(utils->data, "qcom,display-topology");
  2113. if (len <= 0 || len % TOPOLOGY_SET_LEN ||
  2114. len > (TOPOLOGY_SET_LEN * MAX_TOPOLOGY)) {
  2115. pr_err("invalid topology list for the panel, rc = %d\n", rc);
  2116. return rc;
  2117. }
  2118. top_count = len / TOPOLOGY_SET_LEN;
  2119. array = kcalloc(len, sizeof(u32), GFP_KERNEL);
  2120. if (!array)
  2121. return -ENOMEM;
  2122. rc = utils->read_u32_array(utils->data,
  2123. "qcom,display-topology", array, len);
  2124. if (rc) {
  2125. pr_err("unable to read the display topologies, rc = %d\n", rc);
  2126. goto read_fail;
  2127. }
  2128. topology = kcalloc(top_count, sizeof(*topology), GFP_KERNEL);
  2129. if (!topology) {
  2130. rc = -ENOMEM;
  2131. goto read_fail;
  2132. }
  2133. for (i = 0; i < top_count; i++) {
  2134. struct msm_display_topology *top = &topology[i];
  2135. top->num_lm = array[i * TOPOLOGY_SET_LEN];
  2136. top->num_enc = array[i * TOPOLOGY_SET_LEN + 1];
  2137. top->num_intf = array[i * TOPOLOGY_SET_LEN + 2];
  2138. }
  2139. if (topology_override >= 0 && topology_override < top_count) {
  2140. pr_info("override topology: cfg:%d lm:%d comp_enc:%d intf:%d\n",
  2141. topology_override,
  2142. topology[topology_override].num_lm,
  2143. topology[topology_override].num_enc,
  2144. topology[topology_override].num_intf);
  2145. top_sel = topology_override;
  2146. goto parse_done;
  2147. }
  2148. rc = utils->read_u32(utils->data,
  2149. "qcom,default-topology-index", &top_sel);
  2150. if (rc) {
  2151. pr_err("no default topology selected, rc = %d\n", rc);
  2152. goto parse_fail;
  2153. }
  2154. if (top_sel >= top_count) {
  2155. rc = -EINVAL;
  2156. pr_err("default topology is specified is not valid, rc = %d\n",
  2157. rc);
  2158. goto parse_fail;
  2159. }
  2160. pr_info("default topology: lm: %d comp_enc:%d intf: %d\n",
  2161. topology[top_sel].num_lm,
  2162. topology[top_sel].num_enc,
  2163. topology[top_sel].num_intf);
  2164. parse_done:
  2165. memcpy(&priv_info->topology, &topology[top_sel],
  2166. sizeof(struct msm_display_topology));
  2167. parse_fail:
  2168. kfree(topology);
  2169. read_fail:
  2170. kfree(array);
  2171. return rc;
  2172. }
  2173. static int dsi_panel_parse_roi_alignment(struct dsi_parser_utils *utils,
  2174. struct msm_roi_alignment *align)
  2175. {
  2176. int len = 0, rc = 0;
  2177. u32 value[6];
  2178. struct property *data;
  2179. if (!align)
  2180. return -EINVAL;
  2181. memset(align, 0, sizeof(*align));
  2182. data = utils->find_property(utils->data,
  2183. "qcom,panel-roi-alignment", &len);
  2184. len /= sizeof(u32);
  2185. if (!data) {
  2186. pr_err("panel roi alignment not found\n");
  2187. rc = -EINVAL;
  2188. } else if (len != 6) {
  2189. pr_err("incorrect roi alignment len %d\n", len);
  2190. rc = -EINVAL;
  2191. } else {
  2192. rc = utils->read_u32_array(utils->data,
  2193. "qcom,panel-roi-alignment", value, len);
  2194. if (rc)
  2195. pr_debug("error reading panel roi alignment values\n");
  2196. else {
  2197. align->xstart_pix_align = value[0];
  2198. align->ystart_pix_align = value[1];
  2199. align->width_pix_align = value[2];
  2200. align->height_pix_align = value[3];
  2201. align->min_width = value[4];
  2202. align->min_height = value[5];
  2203. }
  2204. pr_info("roi alignment: [%d, %d, %d, %d, %d, %d]\n",
  2205. align->xstart_pix_align,
  2206. align->width_pix_align,
  2207. align->ystart_pix_align,
  2208. align->height_pix_align,
  2209. align->min_width,
  2210. align->min_height);
  2211. }
  2212. return rc;
  2213. }
  2214. static int dsi_panel_parse_partial_update_caps(struct dsi_display_mode *mode,
  2215. struct dsi_parser_utils *utils)
  2216. {
  2217. struct msm_roi_caps *roi_caps = NULL;
  2218. const char *data;
  2219. int rc = 0;
  2220. if (!mode || !mode->priv_info) {
  2221. pr_err("invalid arguments\n");
  2222. return -EINVAL;
  2223. }
  2224. roi_caps = &mode->priv_info->roi_caps;
  2225. memset(roi_caps, 0, sizeof(*roi_caps));
  2226. data = utils->get_property(utils->data,
  2227. "qcom,partial-update-enabled", NULL);
  2228. if (data) {
  2229. if (!strcmp(data, "dual_roi"))
  2230. roi_caps->num_roi = 2;
  2231. else if (!strcmp(data, "single_roi"))
  2232. roi_caps->num_roi = 1;
  2233. else {
  2234. pr_info(
  2235. "invalid value for qcom,partial-update-enabled: %s\n",
  2236. data);
  2237. return 0;
  2238. }
  2239. } else {
  2240. pr_info("partial update disabled as the property is not set\n");
  2241. return 0;
  2242. }
  2243. roi_caps->merge_rois = utils->read_bool(utils->data,
  2244. "qcom,partial-update-roi-merge");
  2245. roi_caps->enabled = roi_caps->num_roi > 0;
  2246. pr_info("partial update num_rois=%d enabled=%d\n", roi_caps->num_roi,
  2247. roi_caps->enabled);
  2248. if (roi_caps->enabled)
  2249. rc = dsi_panel_parse_roi_alignment(utils,
  2250. &roi_caps->align);
  2251. if (rc)
  2252. memset(roi_caps, 0, sizeof(*roi_caps));
  2253. return rc;
  2254. }
  2255. static int dsi_panel_parse_panel_mode_caps(struct dsi_display_mode *mode,
  2256. struct dsi_parser_utils *utils)
  2257. {
  2258. bool vid_mode_support, cmd_mode_support;
  2259. if (!mode || !mode->priv_info) {
  2260. pr_err("invalid arguments\n");
  2261. return -EINVAL;
  2262. }
  2263. vid_mode_support = utils->read_bool(utils->data,
  2264. "qcom,mdss-dsi-video-mode");
  2265. cmd_mode_support = utils->read_bool(utils->data,
  2266. "qcom,mdss-dsi-cmd-mode");
  2267. if (cmd_mode_support)
  2268. mode->panel_mode = DSI_OP_CMD_MODE;
  2269. else if (vid_mode_support)
  2270. mode->panel_mode = DSI_OP_VIDEO_MODE;
  2271. else
  2272. return -EINVAL;
  2273. return 0;
  2274. };
  2275. static int dsi_panel_parse_dms_info(struct dsi_panel *panel)
  2276. {
  2277. int dms_enabled;
  2278. const char *data;
  2279. struct dsi_parser_utils *utils = &panel->utils;
  2280. panel->dms_mode = DSI_DMS_MODE_DISABLED;
  2281. dms_enabled = utils->read_bool(utils->data,
  2282. "qcom,dynamic-mode-switch-enabled");
  2283. if (!dms_enabled)
  2284. return 0;
  2285. data = utils->get_property(utils->data,
  2286. "qcom,dynamic-mode-switch-type", NULL);
  2287. if (data && !strcmp(data, "dynamic-resolution-switch-immediate")) {
  2288. panel->dms_mode = DSI_DMS_MODE_RES_SWITCH_IMMEDIATE;
  2289. } else {
  2290. pr_err("[%s] unsupported dynamic switch mode: %s\n",
  2291. panel->name, data);
  2292. return -EINVAL;
  2293. }
  2294. return 0;
  2295. };
  2296. /*
  2297. * The length of all the valid values to be checked should not be greater
  2298. * than the length of returned data from read command.
  2299. */
  2300. static bool
  2301. dsi_panel_parse_esd_check_valid_params(struct dsi_panel *panel, u32 count)
  2302. {
  2303. int i;
  2304. struct drm_panel_esd_config *config = &panel->esd_config;
  2305. for (i = 0; i < count; ++i) {
  2306. if (config->status_valid_params[i] >
  2307. config->status_cmds_rlen[i]) {
  2308. pr_debug("ignore valid params\n");
  2309. return false;
  2310. }
  2311. }
  2312. return true;
  2313. }
  2314. static bool dsi_panel_parse_esd_status_len(struct dsi_parser_utils *utils,
  2315. char *prop_key, u32 **target, u32 cmd_cnt)
  2316. {
  2317. int tmp;
  2318. if (!utils->find_property(utils->data, prop_key, &tmp))
  2319. return false;
  2320. tmp /= sizeof(u32);
  2321. if (tmp != cmd_cnt) {
  2322. pr_err("request property(%d) do not match cmd count(%d)\n",
  2323. tmp, cmd_cnt);
  2324. return false;
  2325. }
  2326. *target = kcalloc(tmp, sizeof(u32), GFP_KERNEL);
  2327. if (IS_ERR_OR_NULL(*target)) {
  2328. pr_err("Error allocating memory for property\n");
  2329. return false;
  2330. }
  2331. if (utils->read_u32_array(utils->data, prop_key, *target, tmp)) {
  2332. pr_err("cannot get values from dts\n");
  2333. kfree(*target);
  2334. *target = NULL;
  2335. return false;
  2336. }
  2337. return true;
  2338. }
  2339. static void dsi_panel_esd_config_deinit(struct drm_panel_esd_config *esd_config)
  2340. {
  2341. kfree(esd_config->status_buf);
  2342. kfree(esd_config->return_buf);
  2343. kfree(esd_config->status_value);
  2344. kfree(esd_config->status_valid_params);
  2345. kfree(esd_config->status_cmds_rlen);
  2346. kfree(esd_config->status_cmd.cmds);
  2347. }
  2348. int dsi_panel_parse_esd_reg_read_configs(struct dsi_panel *panel)
  2349. {
  2350. struct drm_panel_esd_config *esd_config;
  2351. int rc = 0;
  2352. u32 tmp;
  2353. u32 i, status_len, *lenp;
  2354. struct property *data;
  2355. struct dsi_parser_utils *utils = &panel->utils;
  2356. if (!panel) {
  2357. pr_err("Invalid Params\n");
  2358. return -EINVAL;
  2359. }
  2360. esd_config = &panel->esd_config;
  2361. if (!esd_config)
  2362. return -EINVAL;
  2363. dsi_panel_parse_cmd_sets_sub(&esd_config->status_cmd,
  2364. DSI_CMD_SET_PANEL_STATUS, utils);
  2365. if (!esd_config->status_cmd.count) {
  2366. pr_err("panel status command parsing failed\n");
  2367. rc = -EINVAL;
  2368. goto error;
  2369. }
  2370. if (!dsi_panel_parse_esd_status_len(utils,
  2371. "qcom,mdss-dsi-panel-status-read-length",
  2372. &panel->esd_config.status_cmds_rlen,
  2373. esd_config->status_cmd.count)) {
  2374. pr_err("Invalid status read length\n");
  2375. rc = -EINVAL;
  2376. goto error1;
  2377. }
  2378. if (dsi_panel_parse_esd_status_len(utils,
  2379. "qcom,mdss-dsi-panel-status-valid-params",
  2380. &panel->esd_config.status_valid_params,
  2381. esd_config->status_cmd.count)) {
  2382. if (!dsi_panel_parse_esd_check_valid_params(panel,
  2383. esd_config->status_cmd.count)) {
  2384. rc = -EINVAL;
  2385. goto error2;
  2386. }
  2387. }
  2388. status_len = 0;
  2389. lenp = esd_config->status_valid_params ?: esd_config->status_cmds_rlen;
  2390. for (i = 0; i < esd_config->status_cmd.count; ++i)
  2391. status_len += lenp[i];
  2392. if (!status_len) {
  2393. rc = -EINVAL;
  2394. goto error2;
  2395. }
  2396. /*
  2397. * Some panel may need multiple read commands to properly
  2398. * check panel status. Do a sanity check for proper status
  2399. * value which will be compared with the value read by dsi
  2400. * controller during ESD check. Also check if multiple read
  2401. * commands are there then, there should be corresponding
  2402. * status check values for each read command.
  2403. */
  2404. data = utils->find_property(utils->data,
  2405. "qcom,mdss-dsi-panel-status-value", &tmp);
  2406. tmp /= sizeof(u32);
  2407. if (!IS_ERR_OR_NULL(data) && tmp != 0 && (tmp % status_len) == 0) {
  2408. esd_config->groups = tmp / status_len;
  2409. } else {
  2410. pr_err("error parse panel-status-value\n");
  2411. rc = -EINVAL;
  2412. goto error2;
  2413. }
  2414. esd_config->status_value =
  2415. kzalloc(sizeof(u32) * status_len * esd_config->groups,
  2416. GFP_KERNEL);
  2417. if (!esd_config->status_value) {
  2418. rc = -ENOMEM;
  2419. goto error2;
  2420. }
  2421. esd_config->return_buf = kcalloc(status_len * esd_config->groups,
  2422. sizeof(unsigned char), GFP_KERNEL);
  2423. if (!esd_config->return_buf) {
  2424. rc = -ENOMEM;
  2425. goto error3;
  2426. }
  2427. esd_config->status_buf = kzalloc(SZ_4K, GFP_KERNEL);
  2428. if (!esd_config->status_buf) {
  2429. rc = -ENOMEM;
  2430. goto error4;
  2431. }
  2432. rc = utils->read_u32_array(utils->data,
  2433. "qcom,mdss-dsi-panel-status-value",
  2434. esd_config->status_value, esd_config->groups * status_len);
  2435. if (rc) {
  2436. pr_debug("error reading panel status values\n");
  2437. memset(esd_config->status_value, 0,
  2438. esd_config->groups * status_len);
  2439. }
  2440. return 0;
  2441. error4:
  2442. kfree(esd_config->return_buf);
  2443. error3:
  2444. kfree(esd_config->status_value);
  2445. error2:
  2446. kfree(esd_config->status_valid_params);
  2447. kfree(esd_config->status_cmds_rlen);
  2448. error1:
  2449. kfree(esd_config->status_cmd.cmds);
  2450. error:
  2451. return rc;
  2452. }
  2453. static int dsi_panel_parse_esd_config(struct dsi_panel *panel)
  2454. {
  2455. int rc = 0;
  2456. const char *string;
  2457. struct drm_panel_esd_config *esd_config;
  2458. struct dsi_parser_utils *utils = &panel->utils;
  2459. u8 *esd_mode = NULL;
  2460. esd_config = &panel->esd_config;
  2461. esd_config->status_mode = ESD_MODE_MAX;
  2462. esd_config->esd_enabled = utils->read_bool(utils->data,
  2463. "qcom,esd-check-enabled");
  2464. if (!esd_config->esd_enabled)
  2465. return 0;
  2466. rc = utils->read_string(utils->data,
  2467. "qcom,mdss-dsi-panel-status-check-mode", &string);
  2468. if (!rc) {
  2469. if (!strcmp(string, "bta_check")) {
  2470. esd_config->status_mode = ESD_MODE_SW_BTA;
  2471. } else if (!strcmp(string, "reg_read")) {
  2472. esd_config->status_mode = ESD_MODE_REG_READ;
  2473. } else if (!strcmp(string, "te_signal_check")) {
  2474. if (panel->panel_mode == DSI_OP_CMD_MODE) {
  2475. esd_config->status_mode = ESD_MODE_PANEL_TE;
  2476. } else {
  2477. pr_err("TE-ESD not valid for video mode\n");
  2478. rc = -EINVAL;
  2479. goto error;
  2480. }
  2481. } else {
  2482. pr_err("No valid panel-status-check-mode string\n");
  2483. rc = -EINVAL;
  2484. goto error;
  2485. }
  2486. } else {
  2487. pr_debug("status check method not defined!\n");
  2488. rc = -EINVAL;
  2489. goto error;
  2490. }
  2491. if (panel->esd_config.status_mode == ESD_MODE_REG_READ) {
  2492. rc = dsi_panel_parse_esd_reg_read_configs(panel);
  2493. if (rc) {
  2494. pr_err("failed to parse esd reg read mode params, rc=%d\n",
  2495. rc);
  2496. goto error;
  2497. }
  2498. esd_mode = "register_read";
  2499. } else if (panel->esd_config.status_mode == ESD_MODE_SW_BTA) {
  2500. esd_mode = "bta_trigger";
  2501. } else if (panel->esd_config.status_mode == ESD_MODE_PANEL_TE) {
  2502. esd_mode = "te_check";
  2503. }
  2504. pr_info("ESD enabled with mode: %s\n", esd_mode);
  2505. return 0;
  2506. error:
  2507. panel->esd_config.esd_enabled = false;
  2508. return rc;
  2509. }
  2510. static void dsi_panel_update_util(struct dsi_panel *panel,
  2511. struct device_node *parser_node)
  2512. {
  2513. struct dsi_parser_utils *utils = &panel->utils;
  2514. if (parser_node) {
  2515. *utils = *dsi_parser_get_parser_utils();
  2516. utils->data = parser_node;
  2517. pr_debug("switching to parser APIs\n");
  2518. goto end;
  2519. }
  2520. *utils = *dsi_parser_get_of_utils();
  2521. utils->data = panel->panel_of_node;
  2522. end:
  2523. utils->node = panel->panel_of_node;
  2524. }
  2525. struct dsi_panel *dsi_panel_get(struct device *parent,
  2526. struct device_node *of_node,
  2527. struct device_node *parser_node,
  2528. const char *type,
  2529. int topology_override)
  2530. {
  2531. struct dsi_panel *panel;
  2532. struct dsi_parser_utils *utils;
  2533. int rc = 0;
  2534. panel = kzalloc(sizeof(*panel), GFP_KERNEL);
  2535. if (!panel)
  2536. return ERR_PTR(-ENOMEM);
  2537. panel->panel_of_node = of_node;
  2538. panel->parent = parent;
  2539. panel->type = type;
  2540. dsi_panel_update_util(panel, parser_node);
  2541. utils = &panel->utils;
  2542. panel->name = utils->get_property(utils->data,
  2543. "qcom,mdss-dsi-panel-name", NULL);
  2544. if (!panel->name)
  2545. panel->name = DSI_PANEL_DEFAULT_LABEL;
  2546. rc = dsi_panel_parse_host_config(panel);
  2547. if (rc) {
  2548. pr_err("failed to parse host configuration, rc=%d\n", rc);
  2549. goto error;
  2550. }
  2551. rc = dsi_panel_parse_panel_mode(panel);
  2552. if (rc) {
  2553. pr_err("failed to parse panel mode configuration, rc=%d\n", rc);
  2554. goto error;
  2555. }
  2556. rc = dsi_panel_parse_dfps_caps(panel);
  2557. if (rc)
  2558. pr_err("failed to parse dfps configuration, rc=%d\n", rc);
  2559. if (!(panel->dfps_caps.dfps_support)) {
  2560. /* qsync and dfps are mutually exclusive features */
  2561. rc = dsi_panel_parse_qsync_caps(panel, of_node);
  2562. if (rc)
  2563. pr_err("failed to parse qsync features, rc=%d\n", rc);
  2564. }
  2565. rc = dsi_panel_parse_phy_props(panel);
  2566. if (rc) {
  2567. pr_err("failed to parse panel physical dimension, rc=%d\n", rc);
  2568. goto error;
  2569. }
  2570. rc = dsi_panel_parse_gpios(panel);
  2571. if (rc) {
  2572. pr_err("failed to parse panel gpios, rc=%d\n", rc);
  2573. goto error;
  2574. }
  2575. rc = dsi_panel_parse_power_cfg(panel);
  2576. if (rc)
  2577. pr_err("failed to parse power config, rc=%d\n", rc);
  2578. rc = dsi_panel_parse_bl_config(panel);
  2579. if (rc)
  2580. pr_err("failed to parse backlight config, rc=%d\n", rc);
  2581. rc = dsi_panel_parse_misc_features(panel);
  2582. if (rc)
  2583. pr_err("failed to parse misc features, rc=%d\n", rc);
  2584. rc = dsi_panel_parse_hdr_config(panel);
  2585. if (rc)
  2586. pr_err("failed to parse hdr config, rc=%d\n", rc);
  2587. rc = dsi_panel_get_mode_count(panel);
  2588. if (rc) {
  2589. pr_err("failed to get mode count, rc=%d\n", rc);
  2590. goto error;
  2591. }
  2592. rc = dsi_panel_parse_dms_info(panel);
  2593. if (rc)
  2594. pr_debug("failed to get dms info, rc=%d\n", rc);
  2595. rc = dsi_panel_parse_esd_config(panel);
  2596. if (rc)
  2597. pr_debug("failed to parse esd config, rc=%d\n", rc);
  2598. drm_panel_init(&panel->drm_panel);
  2599. mutex_init(&panel->panel_lock);
  2600. return panel;
  2601. error:
  2602. kfree(panel);
  2603. return ERR_PTR(rc);
  2604. }
  2605. void dsi_panel_put(struct dsi_panel *panel)
  2606. {
  2607. /* free resources allocated for ESD check */
  2608. dsi_panel_esd_config_deinit(&panel->esd_config);
  2609. kfree(panel);
  2610. }
  2611. int dsi_panel_drv_init(struct dsi_panel *panel,
  2612. struct mipi_dsi_host *host)
  2613. {
  2614. int rc = 0;
  2615. struct mipi_dsi_device *dev;
  2616. if (!panel || !host) {
  2617. pr_err("invalid params\n");
  2618. return -EINVAL;
  2619. }
  2620. mutex_lock(&panel->panel_lock);
  2621. dev = &panel->mipi_device;
  2622. dev->host = host;
  2623. /*
  2624. * We dont have device structure since panel is not a device node.
  2625. * When using drm panel framework, the device is probed when the host is
  2626. * create.
  2627. */
  2628. dev->channel = 0;
  2629. dev->lanes = 4;
  2630. panel->host = host;
  2631. rc = dsi_panel_vreg_get(panel);
  2632. if (rc) {
  2633. pr_err("[%s] failed to get panel regulators, rc=%d\n",
  2634. panel->name, rc);
  2635. goto exit;
  2636. }
  2637. rc = dsi_panel_pinctrl_init(panel);
  2638. if (rc) {
  2639. pr_err("[%s] failed to init pinctrl, rc=%d\n", panel->name, rc);
  2640. goto error_vreg_put;
  2641. }
  2642. rc = dsi_panel_gpio_request(panel);
  2643. if (rc) {
  2644. pr_err("[%s] failed to request gpios, rc=%d\n", panel->name,
  2645. rc);
  2646. goto error_pinctrl_deinit;
  2647. }
  2648. rc = dsi_panel_bl_register(panel);
  2649. if (rc) {
  2650. if (rc != -EPROBE_DEFER)
  2651. pr_err("[%s] failed to register backlight, rc=%d\n",
  2652. panel->name, rc);
  2653. goto error_gpio_release;
  2654. }
  2655. goto exit;
  2656. error_gpio_release:
  2657. (void)dsi_panel_gpio_release(panel);
  2658. error_pinctrl_deinit:
  2659. (void)dsi_panel_pinctrl_deinit(panel);
  2660. error_vreg_put:
  2661. (void)dsi_panel_vreg_put(panel);
  2662. exit:
  2663. mutex_unlock(&panel->panel_lock);
  2664. return rc;
  2665. }
  2666. int dsi_panel_drv_deinit(struct dsi_panel *panel)
  2667. {
  2668. int rc = 0;
  2669. if (!panel) {
  2670. pr_err("invalid params\n");
  2671. return -EINVAL;
  2672. }
  2673. mutex_lock(&panel->panel_lock);
  2674. rc = dsi_panel_bl_unregister(panel);
  2675. if (rc)
  2676. pr_err("[%s] failed to unregister backlight, rc=%d\n",
  2677. panel->name, rc);
  2678. rc = dsi_panel_gpio_release(panel);
  2679. if (rc)
  2680. pr_err("[%s] failed to release gpios, rc=%d\n", panel->name,
  2681. rc);
  2682. rc = dsi_panel_pinctrl_deinit(panel);
  2683. if (rc)
  2684. pr_err("[%s] failed to deinit gpios, rc=%d\n", panel->name,
  2685. rc);
  2686. rc = dsi_panel_vreg_put(panel);
  2687. if (rc)
  2688. pr_err("[%s] failed to put regs, rc=%d\n", panel->name, rc);
  2689. panel->host = NULL;
  2690. memset(&panel->mipi_device, 0x0, sizeof(panel->mipi_device));
  2691. mutex_unlock(&panel->panel_lock);
  2692. return rc;
  2693. }
  2694. int dsi_panel_validate_mode(struct dsi_panel *panel,
  2695. struct dsi_display_mode *mode)
  2696. {
  2697. return 0;
  2698. }
  2699. int dsi_panel_get_mode_count(struct dsi_panel *panel)
  2700. {
  2701. const u32 SINGLE_MODE_SUPPORT = 1;
  2702. struct dsi_parser_utils *utils;
  2703. struct device_node *timings_np;
  2704. int count, rc = 0;
  2705. if (!panel) {
  2706. pr_err("invalid params\n");
  2707. return -EINVAL;
  2708. }
  2709. utils = &panel->utils;
  2710. panel->num_timing_nodes = 0;
  2711. timings_np = utils->get_child_by_name(utils->data,
  2712. "qcom,mdss-dsi-display-timings");
  2713. if (!timings_np && !panel->host_config.ext_bridge_mode) {
  2714. pr_err("no display timing nodes defined\n");
  2715. rc = -EINVAL;
  2716. goto error;
  2717. }
  2718. count = utils->get_child_count(timings_np);
  2719. if ((!count && !panel->host_config.ext_bridge_mode) ||
  2720. count > DSI_MODE_MAX) {
  2721. pr_err("invalid count of timing nodes: %d\n", count);
  2722. rc = -EINVAL;
  2723. goto error;
  2724. }
  2725. /* No multiresolution support is available for video mode panels */
  2726. if (panel->panel_mode != DSI_OP_CMD_MODE &&
  2727. !panel->host_config.ext_bridge_mode)
  2728. count = SINGLE_MODE_SUPPORT;
  2729. panel->num_timing_nodes = count;
  2730. error:
  2731. return rc;
  2732. }
  2733. int dsi_panel_get_phy_props(struct dsi_panel *panel,
  2734. struct dsi_panel_phy_props *phy_props)
  2735. {
  2736. int rc = 0;
  2737. if (!panel || !phy_props) {
  2738. pr_err("invalid params\n");
  2739. return -EINVAL;
  2740. }
  2741. memcpy(phy_props, &panel->phy_props, sizeof(*phy_props));
  2742. return rc;
  2743. }
  2744. int dsi_panel_get_dfps_caps(struct dsi_panel *panel,
  2745. struct dsi_dfps_capabilities *dfps_caps)
  2746. {
  2747. int rc = 0;
  2748. if (!panel || !dfps_caps) {
  2749. pr_err("invalid params\n");
  2750. return -EINVAL;
  2751. }
  2752. memcpy(dfps_caps, &panel->dfps_caps, sizeof(*dfps_caps));
  2753. return rc;
  2754. }
  2755. void dsi_panel_put_mode(struct dsi_display_mode *mode)
  2756. {
  2757. int i;
  2758. if (!mode->priv_info)
  2759. return;
  2760. for (i = 0; i < DSI_CMD_SET_MAX; i++) {
  2761. dsi_panel_destroy_cmd_packets(&mode->priv_info->cmd_sets[i]);
  2762. dsi_panel_dealloc_cmd_packets(&mode->priv_info->cmd_sets[i]);
  2763. }
  2764. kfree(mode->priv_info);
  2765. }
  2766. void dsi_panel_calc_dsi_transfer_time(struct dsi_host_common_cfg *config,
  2767. struct dsi_mode_info *timing)
  2768. {
  2769. u32 frame_time_us,nslices;
  2770. u64 min_bitclk, total_active_pixels, bits_per_line;
  2771. struct msm_display_dsc_info *dsc = timing->dsc;
  2772. /* Packet overlead in bits,2 bytes header + 2 bytes checksum
  2773. * + 1 byte dcs data command.
  2774. */
  2775. const u32 packet_overhead = 56;
  2776. /* Default time between pingpong done to TE in microsecs */
  2777. const u32 max_tx_threshold_time = 2166;
  2778. frame_time_us = mult_frac(1000, 1000, (timing->refresh_rate));
  2779. if (timing->dsc_enabled) {
  2780. nslices = (timing->h_active)/(dsc->slice_width);
  2781. /* (slice width x bit-per-pixel + packet overhead) x
  2782. * number of slices x height x fps / lane
  2783. */
  2784. bits_per_line = ((dsc->slice_width * dsc->bpp) +
  2785. packet_overhead) * nslices;
  2786. bits_per_line = bits_per_line / (config->num_data_lanes);
  2787. min_bitclk = (bits_per_line * timing->v_active *
  2788. timing->refresh_rate);
  2789. } else {
  2790. total_active_pixels = ((DSI_H_ACTIVE_DSC(timing)
  2791. * timing->v_active));
  2792. /* calculate the actual bitclk needed to transfer the frame */
  2793. min_bitclk = (total_active_pixels * (timing->refresh_rate) *
  2794. (config->bpp)) / (config->num_data_lanes);
  2795. }
  2796. timing->min_dsi_clk_hz = min_bitclk;
  2797. if (timing->clk_rate_hz) {
  2798. /* adjust the transfer time proportionately for bit clk*/
  2799. timing->dsi_transfer_time_us = mult_frac(frame_time_us,
  2800. min_bitclk, timing->clk_rate_hz);
  2801. } else {
  2802. timing->dsi_transfer_time_us = frame_time_us -
  2803. max_tx_threshold_time;
  2804. }
  2805. }
  2806. int dsi_panel_get_mode(struct dsi_panel *panel,
  2807. u32 index, struct dsi_display_mode *mode,
  2808. int topology_override)
  2809. {
  2810. struct device_node *timings_np, *child_np;
  2811. struct dsi_parser_utils *utils;
  2812. struct dsi_display_mode_priv_info *prv_info;
  2813. u32 child_idx = 0;
  2814. int rc = 0, num_timings;
  2815. void *utils_data = NULL;
  2816. if (!panel || !mode) {
  2817. pr_err("invalid params\n");
  2818. return -EINVAL;
  2819. }
  2820. mutex_lock(&panel->panel_lock);
  2821. utils = &panel->utils;
  2822. mode->priv_info = kzalloc(sizeof(*mode->priv_info), GFP_KERNEL);
  2823. if (!mode->priv_info) {
  2824. rc = -ENOMEM;
  2825. goto done;
  2826. }
  2827. prv_info = mode->priv_info;
  2828. timings_np = utils->get_child_by_name(utils->data,
  2829. "qcom,mdss-dsi-display-timings");
  2830. if (!timings_np) {
  2831. pr_err("no display timing nodes defined\n");
  2832. rc = -EINVAL;
  2833. goto parse_fail;
  2834. }
  2835. num_timings = utils->get_child_count(timings_np);
  2836. if (!num_timings || num_timings > DSI_MODE_MAX) {
  2837. pr_err("invalid count of timing nodes: %d\n", num_timings);
  2838. rc = -EINVAL;
  2839. goto parse_fail;
  2840. }
  2841. utils_data = utils->data;
  2842. dsi_for_each_child_node(timings_np, child_np) {
  2843. if (index != child_idx++)
  2844. continue;
  2845. utils->data = child_np;
  2846. rc = dsi_panel_parse_timing(&mode->timing, utils);
  2847. if (rc) {
  2848. pr_err("failed to parse panel timing, rc=%d\n", rc);
  2849. goto parse_fail;
  2850. }
  2851. rc = dsi_panel_parse_dsc_params(mode, utils);
  2852. if (rc) {
  2853. pr_err("failed to parse dsc params, rc=%d\n", rc);
  2854. goto parse_fail;
  2855. }
  2856. rc = dsi_panel_parse_topology(prv_info, utils,
  2857. topology_override);
  2858. if (rc) {
  2859. pr_err("failed to parse panel topology, rc=%d\n", rc);
  2860. goto parse_fail;
  2861. }
  2862. rc = dsi_panel_parse_cmd_sets(prv_info, utils);
  2863. if (rc) {
  2864. pr_err("failed to parse command sets, rc=%d\n", rc);
  2865. goto parse_fail;
  2866. }
  2867. rc = dsi_panel_parse_jitter_config(mode, utils);
  2868. if (rc)
  2869. pr_err(
  2870. "failed to parse panel jitter config, rc=%d\n", rc);
  2871. rc = dsi_panel_parse_phy_timing(mode, utils);
  2872. if (rc) {
  2873. pr_err(
  2874. "failed to parse panel phy timings, rc=%d\n", rc);
  2875. goto parse_fail;
  2876. }
  2877. rc = dsi_panel_parse_partial_update_caps(mode, utils);
  2878. if (rc)
  2879. pr_err("failed to partial update caps, rc=%d\n", rc);
  2880. if (panel->panel_mode_switch_enabled) {
  2881. rc = dsi_panel_parse_panel_mode_caps(mode, utils);
  2882. if (rc) {
  2883. pr_err("PMS: failed to parse panel mode\n");
  2884. rc = 0;
  2885. mode->panel_mode = panel->panel_mode;
  2886. }
  2887. } else {
  2888. mode->panel_mode = panel->panel_mode;
  2889. }
  2890. }
  2891. goto done;
  2892. parse_fail:
  2893. kfree(mode->priv_info);
  2894. mode->priv_info = NULL;
  2895. done:
  2896. utils->data = utils_data;
  2897. mutex_unlock(&panel->panel_lock);
  2898. return rc;
  2899. }
  2900. int dsi_panel_get_host_cfg_for_mode(struct dsi_panel *panel,
  2901. struct dsi_display_mode *mode,
  2902. struct dsi_host_config *config)
  2903. {
  2904. int rc = 0;
  2905. if (!panel || !mode || !config) {
  2906. pr_err("invalid params\n");
  2907. return -EINVAL;
  2908. }
  2909. mutex_lock(&panel->panel_lock);
  2910. config->panel_mode = panel->panel_mode;
  2911. memcpy(&config->common_config, &panel->host_config,
  2912. sizeof(config->common_config));
  2913. if (panel->panel_mode == DSI_OP_VIDEO_MODE) {
  2914. memcpy(&config->u.video_engine, &panel->video_config,
  2915. sizeof(config->u.video_engine));
  2916. } else {
  2917. memcpy(&config->u.cmd_engine, &panel->cmd_config,
  2918. sizeof(config->u.cmd_engine));
  2919. }
  2920. memcpy(&config->video_timing, &mode->timing,
  2921. sizeof(config->video_timing));
  2922. config->video_timing.mdp_transfer_time_us =
  2923. mode->priv_info->mdp_transfer_time_us;
  2924. config->video_timing.dsc_enabled = mode->priv_info->dsc_enabled;
  2925. config->video_timing.dsc = &mode->priv_info->dsc;
  2926. config->bit_clk_rate_hz_override = mode->priv_info->clk_rate_hz;
  2927. config->esc_clk_rate_hz = 19200000;
  2928. mutex_unlock(&panel->panel_lock);
  2929. return rc;
  2930. }
  2931. int dsi_panel_pre_prepare(struct dsi_panel *panel)
  2932. {
  2933. int rc = 0;
  2934. if (!panel) {
  2935. pr_err("invalid params\n");
  2936. return -EINVAL;
  2937. }
  2938. mutex_lock(&panel->panel_lock);
  2939. /* If LP11_INIT is set, panel will be powered up during prepare() */
  2940. if (panel->lp11_init)
  2941. goto error;
  2942. rc = dsi_panel_power_on(panel);
  2943. if (rc) {
  2944. pr_err("[%s] panel power on failed, rc=%d\n", panel->name, rc);
  2945. goto error;
  2946. }
  2947. error:
  2948. mutex_unlock(&panel->panel_lock);
  2949. return rc;
  2950. }
  2951. int dsi_panel_update_pps(struct dsi_panel *panel)
  2952. {
  2953. int rc = 0;
  2954. struct dsi_panel_cmd_set *set = NULL;
  2955. struct dsi_display_mode_priv_info *priv_info = NULL;
  2956. if (!panel || !panel->cur_mode) {
  2957. pr_err("invalid params\n");
  2958. return -EINVAL;
  2959. }
  2960. mutex_lock(&panel->panel_lock);
  2961. priv_info = panel->cur_mode->priv_info;
  2962. set = &priv_info->cmd_sets[DSI_CMD_SET_PPS];
  2963. dsi_dsc_create_pps_buf_cmd(&priv_info->dsc, panel->dsc_pps_cmd, 0);
  2964. rc = dsi_panel_create_cmd_packets(panel->dsc_pps_cmd,
  2965. DSI_CMD_PPS_SIZE, 1, set->cmds);
  2966. if (rc) {
  2967. pr_err("failed to create cmd packets, rc=%d\n", rc);
  2968. goto error;
  2969. }
  2970. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_PPS);
  2971. if (rc) {
  2972. pr_err("[%s] failed to send DSI_CMD_SET_PPS cmds, rc=%d\n",
  2973. panel->name, rc);
  2974. }
  2975. dsi_panel_destroy_cmd_packets(set);
  2976. error:
  2977. mutex_unlock(&panel->panel_lock);
  2978. return rc;
  2979. }
  2980. int dsi_panel_set_lp1(struct dsi_panel *panel)
  2981. {
  2982. int rc = 0;
  2983. if (!panel) {
  2984. pr_err("invalid params\n");
  2985. return -EINVAL;
  2986. }
  2987. mutex_lock(&panel->panel_lock);
  2988. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_LP1);
  2989. if (rc)
  2990. pr_err("[%s] failed to send DSI_CMD_SET_LP1 cmd, rc=%d\n",
  2991. panel->name, rc);
  2992. mutex_unlock(&panel->panel_lock);
  2993. return rc;
  2994. }
  2995. int dsi_panel_set_lp2(struct dsi_panel *panel)
  2996. {
  2997. int rc = 0;
  2998. if (!panel) {
  2999. pr_err("invalid params\n");
  3000. return -EINVAL;
  3001. }
  3002. mutex_lock(&panel->panel_lock);
  3003. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_LP2);
  3004. if (rc)
  3005. pr_err("[%s] failed to send DSI_CMD_SET_LP2 cmd, rc=%d\n",
  3006. panel->name, rc);
  3007. mutex_unlock(&panel->panel_lock);
  3008. return rc;
  3009. }
  3010. int dsi_panel_set_nolp(struct dsi_panel *panel)
  3011. {
  3012. int rc = 0;
  3013. if (!panel) {
  3014. pr_err("invalid params\n");
  3015. return -EINVAL;
  3016. }
  3017. mutex_lock(&panel->panel_lock);
  3018. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_NOLP);
  3019. if (rc)
  3020. pr_err("[%s] failed to send DSI_CMD_SET_NOLP cmd, rc=%d\n",
  3021. panel->name, rc);
  3022. mutex_unlock(&panel->panel_lock);
  3023. return rc;
  3024. }
  3025. int dsi_panel_prepare(struct dsi_panel *panel)
  3026. {
  3027. int rc = 0;
  3028. if (!panel) {
  3029. pr_err("invalid params\n");
  3030. return -EINVAL;
  3031. }
  3032. mutex_lock(&panel->panel_lock);
  3033. if (panel->lp11_init) {
  3034. rc = dsi_panel_power_on(panel);
  3035. if (rc) {
  3036. pr_err("[%s] panel power on failed, rc=%d\n",
  3037. panel->name, rc);
  3038. goto error;
  3039. }
  3040. }
  3041. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_PRE_ON);
  3042. if (rc) {
  3043. pr_err("[%s] failed to send DSI_CMD_SET_PRE_ON cmds, rc=%d\n",
  3044. panel->name, rc);
  3045. goto error;
  3046. }
  3047. error:
  3048. mutex_unlock(&panel->panel_lock);
  3049. return rc;
  3050. }
  3051. static int dsi_panel_roi_prepare_dcs_cmds(struct dsi_panel_cmd_set *set,
  3052. struct dsi_rect *roi, int ctrl_idx, int unicast)
  3053. {
  3054. static const int ROI_CMD_LEN = 5;
  3055. int rc = 0;
  3056. /* DTYPE_DCS_LWRITE */
  3057. static char *caset, *paset;
  3058. set->cmds = NULL;
  3059. caset = kzalloc(ROI_CMD_LEN, GFP_KERNEL);
  3060. if (!caset) {
  3061. rc = -ENOMEM;
  3062. goto exit;
  3063. }
  3064. caset[0] = 0x2a;
  3065. caset[1] = (roi->x & 0xFF00) >> 8;
  3066. caset[2] = roi->x & 0xFF;
  3067. caset[3] = ((roi->x - 1 + roi->w) & 0xFF00) >> 8;
  3068. caset[4] = (roi->x - 1 + roi->w) & 0xFF;
  3069. paset = kzalloc(ROI_CMD_LEN, GFP_KERNEL);
  3070. if (!paset) {
  3071. rc = -ENOMEM;
  3072. goto error_free_mem;
  3073. }
  3074. paset[0] = 0x2b;
  3075. paset[1] = (roi->y & 0xFF00) >> 8;
  3076. paset[2] = roi->y & 0xFF;
  3077. paset[3] = ((roi->y - 1 + roi->h) & 0xFF00) >> 8;
  3078. paset[4] = (roi->y - 1 + roi->h) & 0xFF;
  3079. set->type = DSI_CMD_SET_ROI;
  3080. set->state = DSI_CMD_SET_STATE_LP;
  3081. set->count = 2; /* send caset + paset together */
  3082. set->cmds = kcalloc(set->count, sizeof(*set->cmds), GFP_KERNEL);
  3083. if (!set->cmds) {
  3084. rc = -ENOMEM;
  3085. goto error_free_mem;
  3086. }
  3087. set->cmds[0].msg.channel = 0;
  3088. set->cmds[0].msg.type = MIPI_DSI_DCS_LONG_WRITE;
  3089. set->cmds[0].msg.flags = unicast ? MIPI_DSI_MSG_UNICAST : 0;
  3090. set->cmds[0].msg.ctrl = unicast ? ctrl_idx : 0;
  3091. set->cmds[0].msg.tx_len = ROI_CMD_LEN;
  3092. set->cmds[0].msg.tx_buf = caset;
  3093. set->cmds[0].msg.rx_len = 0;
  3094. set->cmds[0].msg.rx_buf = 0;
  3095. set->cmds[0].msg.wait_ms = 0;
  3096. set->cmds[0].last_command = 0;
  3097. set->cmds[0].post_wait_ms = 0;
  3098. set->cmds[1].msg.channel = 0;
  3099. set->cmds[1].msg.type = MIPI_DSI_DCS_LONG_WRITE;
  3100. set->cmds[1].msg.flags = unicast ? MIPI_DSI_MSG_UNICAST : 0;
  3101. set->cmds[1].msg.ctrl = unicast ? ctrl_idx : 0;
  3102. set->cmds[1].msg.tx_len = ROI_CMD_LEN;
  3103. set->cmds[1].msg.tx_buf = paset;
  3104. set->cmds[1].msg.rx_len = 0;
  3105. set->cmds[1].msg.rx_buf = 0;
  3106. set->cmds[1].msg.wait_ms = 0;
  3107. set->cmds[1].last_command = 1;
  3108. set->cmds[1].post_wait_ms = 0;
  3109. goto exit;
  3110. error_free_mem:
  3111. kfree(caset);
  3112. kfree(paset);
  3113. kfree(set->cmds);
  3114. exit:
  3115. return rc;
  3116. }
  3117. int dsi_panel_send_qsync_on_dcs(struct dsi_panel *panel,
  3118. int ctrl_idx)
  3119. {
  3120. int rc = 0;
  3121. if (!panel) {
  3122. pr_err("invalid params\n");
  3123. return -EINVAL;
  3124. }
  3125. mutex_lock(&panel->panel_lock);
  3126. pr_debug("ctrl:%d qsync on\n", ctrl_idx);
  3127. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_QSYNC_ON);
  3128. if (rc)
  3129. pr_err("[%s] failed to send DSI_CMD_SET_QSYNC_ON cmds rc=%d\n",
  3130. panel->name, rc);
  3131. mutex_unlock(&panel->panel_lock);
  3132. return rc;
  3133. }
  3134. int dsi_panel_send_qsync_off_dcs(struct dsi_panel *panel,
  3135. int ctrl_idx)
  3136. {
  3137. int rc = 0;
  3138. if (!panel) {
  3139. pr_err("invalid params\n");
  3140. return -EINVAL;
  3141. }
  3142. mutex_lock(&panel->panel_lock);
  3143. pr_debug("ctrl:%d qsync off\n", ctrl_idx);
  3144. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_QSYNC_OFF);
  3145. if (rc)
  3146. pr_err("[%s] failed to send DSI_CMD_SET_QSYNC_OFF cmds rc=%d\n",
  3147. panel->name, rc);
  3148. mutex_unlock(&panel->panel_lock);
  3149. return rc;
  3150. }
  3151. int dsi_panel_send_roi_dcs(struct dsi_panel *panel, int ctrl_idx,
  3152. struct dsi_rect *roi)
  3153. {
  3154. int rc = 0;
  3155. struct dsi_panel_cmd_set *set;
  3156. struct dsi_display_mode_priv_info *priv_info;
  3157. if (!panel || !panel->cur_mode) {
  3158. pr_err("Invalid params\n");
  3159. return -EINVAL;
  3160. }
  3161. priv_info = panel->cur_mode->priv_info;
  3162. set = &priv_info->cmd_sets[DSI_CMD_SET_ROI];
  3163. rc = dsi_panel_roi_prepare_dcs_cmds(set, roi, ctrl_idx, true);
  3164. if (rc) {
  3165. pr_err("[%s] failed to prepare DSI_CMD_SET_ROI cmds, rc=%d\n",
  3166. panel->name, rc);
  3167. return rc;
  3168. }
  3169. pr_debug("[%s] send roi x %d y %d w %d h %d\n", panel->name,
  3170. roi->x, roi->y, roi->w, roi->h);
  3171. mutex_lock(&panel->panel_lock);
  3172. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_ROI);
  3173. if (rc)
  3174. pr_err("[%s] failed to send DSI_CMD_SET_ROI cmds, rc=%d\n",
  3175. panel->name, rc);
  3176. mutex_unlock(&panel->panel_lock);
  3177. dsi_panel_destroy_cmd_packets(set);
  3178. return rc;
  3179. }
  3180. int dsi_panel_pre_mode_switch_to_video(struct dsi_panel *panel)
  3181. {
  3182. int rc = 0;
  3183. if (!panel) {
  3184. pr_err("Invalid params\n");
  3185. return -EINVAL;
  3186. }
  3187. mutex_lock(&panel->panel_lock);
  3188. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_CMD_TO_VID_SWITCH);
  3189. if (rc)
  3190. pr_err("[%s] failed to send DSI_CMD_SET_CMD_TO_VID_SWITCH cmds, rc=%d\n",
  3191. panel->name, rc);
  3192. mutex_unlock(&panel->panel_lock);
  3193. return rc;
  3194. }
  3195. int dsi_panel_pre_mode_switch_to_cmd(struct dsi_panel *panel)
  3196. {
  3197. int rc = 0;
  3198. if (!panel) {
  3199. pr_err("Invalid params\n");
  3200. return -EINVAL;
  3201. }
  3202. mutex_lock(&panel->panel_lock);
  3203. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_VID_TO_CMD_SWITCH);
  3204. if (rc)
  3205. pr_err("[%s] failed to send DSI_CMD_SET_CMD_TO_VID_SWITCH cmds, rc=%d\n",
  3206. panel->name, rc);
  3207. mutex_unlock(&panel->panel_lock);
  3208. return rc;
  3209. }
  3210. int dsi_panel_mode_switch_to_cmd(struct dsi_panel *panel)
  3211. {
  3212. int rc = 0;
  3213. if (!panel) {
  3214. pr_err("Invalid params\n");
  3215. return -EINVAL;
  3216. }
  3217. mutex_lock(&panel->panel_lock);
  3218. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_POST_VID_TO_CMD_SWITCH);
  3219. if (rc)
  3220. pr_err("[%s] failed to send DSI_CMD_SET_CMD_TO_VID_SWITCH cmds, rc=%d\n",
  3221. panel->name, rc);
  3222. mutex_unlock(&panel->panel_lock);
  3223. return rc;
  3224. }
  3225. int dsi_panel_mode_switch_to_vid(struct dsi_panel *panel)
  3226. {
  3227. int rc = 0;
  3228. if (!panel) {
  3229. pr_err("Invalid params\n");
  3230. return -EINVAL;
  3231. }
  3232. mutex_lock(&panel->panel_lock);
  3233. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_POST_CMD_TO_VID_SWITCH);
  3234. if (rc)
  3235. pr_err("[%s] failed to send DSI_CMD_SET_CMD_TO_VID_SWITCH cmds, rc=%d\n",
  3236. panel->name, rc);
  3237. mutex_unlock(&panel->panel_lock);
  3238. return rc;
  3239. }
  3240. int dsi_panel_switch(struct dsi_panel *panel)
  3241. {
  3242. int rc = 0;
  3243. if (!panel) {
  3244. pr_err("Invalid params\n");
  3245. return -EINVAL;
  3246. }
  3247. mutex_lock(&panel->panel_lock);
  3248. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_TIMING_SWITCH);
  3249. if (rc)
  3250. pr_err("[%s] failed to send DSI_CMD_SET_TIMING_SWITCH cmds, rc=%d\n",
  3251. panel->name, rc);
  3252. mutex_unlock(&panel->panel_lock);
  3253. return rc;
  3254. }
  3255. int dsi_panel_post_switch(struct dsi_panel *panel)
  3256. {
  3257. int rc = 0;
  3258. if (!panel) {
  3259. pr_err("Invalid params\n");
  3260. return -EINVAL;
  3261. }
  3262. mutex_lock(&panel->panel_lock);
  3263. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_POST_TIMING_SWITCH);
  3264. if (rc)
  3265. pr_err("[%s] failed to send DSI_CMD_SET_POST_TIMING_SWITCH cmds, rc=%d\n",
  3266. panel->name, rc);
  3267. mutex_unlock(&panel->panel_lock);
  3268. return rc;
  3269. }
  3270. int dsi_panel_enable(struct dsi_panel *panel)
  3271. {
  3272. int rc = 0;
  3273. if (!panel) {
  3274. pr_err("Invalid params\n");
  3275. return -EINVAL;
  3276. }
  3277. mutex_lock(&panel->panel_lock);
  3278. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_ON);
  3279. if (rc) {
  3280. pr_err("[%s] failed to send DSI_CMD_SET_ON cmds, rc=%d\n",
  3281. panel->name, rc);
  3282. }
  3283. panel->panel_initialized = true;
  3284. mutex_unlock(&panel->panel_lock);
  3285. return rc;
  3286. }
  3287. int dsi_panel_post_enable(struct dsi_panel *panel)
  3288. {
  3289. int rc = 0;
  3290. if (!panel) {
  3291. pr_err("invalid params\n");
  3292. return -EINVAL;
  3293. }
  3294. mutex_lock(&panel->panel_lock);
  3295. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_POST_ON);
  3296. if (rc) {
  3297. pr_err("[%s] failed to send DSI_CMD_SET_POST_ON cmds, rc=%d\n",
  3298. panel->name, rc);
  3299. goto error;
  3300. }
  3301. error:
  3302. mutex_unlock(&panel->panel_lock);
  3303. return rc;
  3304. }
  3305. int dsi_panel_pre_disable(struct dsi_panel *panel)
  3306. {
  3307. int rc = 0;
  3308. if (!panel) {
  3309. pr_err("invalid params\n");
  3310. return -EINVAL;
  3311. }
  3312. mutex_lock(&panel->panel_lock);
  3313. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_PRE_OFF);
  3314. if (rc) {
  3315. pr_err("[%s] failed to send DSI_CMD_SET_PRE_OFF cmds, rc=%d\n",
  3316. panel->name, rc);
  3317. goto error;
  3318. }
  3319. error:
  3320. mutex_unlock(&panel->panel_lock);
  3321. return rc;
  3322. }
  3323. int dsi_panel_disable(struct dsi_panel *panel)
  3324. {
  3325. int rc = 0;
  3326. if (!panel) {
  3327. pr_err("invalid params\n");
  3328. return -EINVAL;
  3329. }
  3330. mutex_lock(&panel->panel_lock);
  3331. /* Avoid sending panel off commands when ESD recovery is underway */
  3332. if (!atomic_read(&panel->esd_recovery_pending)) {
  3333. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_OFF);
  3334. if (rc) {
  3335. /*
  3336. * Sending panel off commands may fail when DSI
  3337. * controller is in a bad state. These failures can be
  3338. * ignored since controller will go for full reset on
  3339. * subsequent display enable anyway.
  3340. */
  3341. pr_warn_ratelimited("[%s] failed to send DSI_CMD_SET_OFF cmds, rc=%d\n",
  3342. panel->name, rc);
  3343. rc = 0;
  3344. }
  3345. }
  3346. panel->panel_initialized = false;
  3347. mutex_unlock(&panel->panel_lock);
  3348. return rc;
  3349. }
  3350. int dsi_panel_unprepare(struct dsi_panel *panel)
  3351. {
  3352. int rc = 0;
  3353. if (!panel) {
  3354. pr_err("invalid params\n");
  3355. return -EINVAL;
  3356. }
  3357. mutex_lock(&panel->panel_lock);
  3358. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_POST_OFF);
  3359. if (rc) {
  3360. pr_err("[%s] failed to send DSI_CMD_SET_POST_OFF cmds, rc=%d\n",
  3361. panel->name, rc);
  3362. goto error;
  3363. }
  3364. error:
  3365. mutex_unlock(&panel->panel_lock);
  3366. return rc;
  3367. }
  3368. int dsi_panel_post_unprepare(struct dsi_panel *panel)
  3369. {
  3370. int rc = 0;
  3371. if (!panel) {
  3372. pr_err("invalid params\n");
  3373. return -EINVAL;
  3374. }
  3375. mutex_lock(&panel->panel_lock);
  3376. rc = dsi_panel_power_off(panel);
  3377. if (rc) {
  3378. pr_err("[%s] panel power_Off failed, rc=%d\n",
  3379. panel->name, rc);
  3380. goto error;
  3381. }
  3382. error:
  3383. mutex_unlock(&panel->panel_lock);
  3384. return rc;
  3385. }