dp_stats.c 209 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578
  1. /*
  2. * Copyright (c) 2017-2020 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "qdf_types.h"
  19. #include "dp_peer.h"
  20. #include "dp_types.h"
  21. #include "dp_internal.h"
  22. #include "htt_stats.h"
  23. #include "htt_ppdu_stats.h"
  24. #include "dp_htt.h"
  25. #define DP_MAX_STRING_LEN 500
  26. #define DP_HTT_HW_INTR_NAME_LEN HTT_STATS_MAX_HW_INTR_NAME_LEN
  27. #define DP_HTT_HW_MODULE_NAME_LEN HTT_STATS_MAX_HW_MODULE_NAME_LEN
  28. #define DP_HTT_COUNTER_NAME_LEN HTT_MAX_COUNTER_NAME
  29. #define DP_HTT_LOW_WM_HIT_COUNT_LEN HTT_STATS_LOW_WM_BINS
  30. #define DP_HTT_HIGH_WM_HIT_COUNT_LEN HTT_STATS_HIGH_WM_BINS
  31. #define DP_HTT_TX_MCS_LEN HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS
  32. #define DP_HTT_TX_MCS_EXT_LEN HTT_TX_PDEV_STATS_NUM_EXTRA_MCS_COUNTERS
  33. #define DP_HTT_TX_SU_MCS_LEN HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS
  34. #define DP_HTT_TX_SU_MCS_EXT_LEN HTT_TX_PDEV_STATS_NUM_EXTRA_MCS_COUNTERS
  35. #define DP_HTT_TX_MU_MCS_LEN HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS
  36. #define DP_HTT_TX_MU_MCS_EXT_LEN HTT_TX_PDEV_STATS_NUM_EXTRA_MCS_COUNTERS
  37. #define DP_HTT_TX_NSS_LEN HTT_TX_PDEV_STATS_NUM_SPATIAL_STREAMS
  38. #define DP_HTT_TX_BW_LEN HTT_TX_PDEV_STATS_NUM_BW_COUNTERS
  39. #define DP_HTT_TX_PREAM_LEN HTT_TX_PDEV_STATS_NUM_PREAMBLE_TYPES
  40. #define DP_HTT_TX_PDEV_GI_LEN HTT_TX_PDEV_STATS_NUM_GI_COUNTERS
  41. #define DP_HTT_TX_DCM_LEN HTT_TX_PDEV_STATS_NUM_DCM_COUNTERS
  42. #define DP_HTT_RX_MCS_LEN HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS
  43. #define DP_HTT_RX_MCS_EXT_LEN HTT_RX_PDEV_STATS_NUM_EXTRA_MCS_COUNTERS
  44. #define DP_HTT_RX_PDEV_MCS_LEN_EXT HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS_EXT
  45. #define DP_HTT_RX_NSS_LEN HTT_RX_PDEV_STATS_NUM_SPATIAL_STREAMS
  46. #define DP_HTT_RX_DCM_LEN HTT_RX_PDEV_STATS_NUM_DCM_COUNTERS
  47. #define DP_HTT_RX_BW_LEN HTT_RX_PDEV_STATS_NUM_BW_COUNTERS
  48. #define DP_HTT_RX_PREAM_LEN HTT_RX_PDEV_STATS_NUM_PREAMBLE_TYPES
  49. #define DP_HTT_RSSI_CHAIN_LEN HTT_RX_PDEV_STATS_NUM_SPATIAL_STREAMS
  50. #define DP_HTT_RX_GI_LEN HTT_RX_PDEV_STATS_NUM_GI_COUNTERS
  51. #define DP_HTT_FW_RING_MGMT_SUBTYPE_LEN HTT_STATS_SUBTYPE_MAX
  52. #define DP_HTT_FW_RING_CTRL_SUBTYPE_LEN HTT_STATS_SUBTYPE_MAX
  53. #define DP_HTT_FW_RING_MPDU_ERR_LEN HTT_RX_STATS_RXDMA_MAX_ERR
  54. #define DP_HTT_TID_NAME_LEN MAX_HTT_TID_NAME
  55. #define DP_HTT_PEER_NUM_SS HTT_RX_PEER_STATS_NUM_SPATIAL_STREAMS
  56. #define DP_HTT_PDEV_TX_GI_LEN HTT_TX_PDEV_STATS_NUM_GI_COUNTERS
  57. #define DP_MAX_INT_CONTEXTS_STRING_LENGTH (6 * WLAN_CFG_INT_NUM_CONTEXTS)
  58. #define DP_NSS_LENGTH (6 * SS_COUNT)
  59. #define DP_MU_GROUP_LENGTH (6 * DP_MU_GROUP_SHOW)
  60. #define DP_MU_GROUP_SHOW 16
  61. #define DP_MAX_MCS_STRING_LEN 34
  62. #define DP_RXDMA_ERR_LENGTH (6 * HAL_RXDMA_ERR_MAX)
  63. #define DP_REO_ERR_LENGTH (6 * HAL_REO_ERR_MAX)
  64. #define STATS_PROC_TIMEOUT (HZ / 1000)
  65. #define MCS_VALID 1
  66. #define MCS_INVALID 0
  67. /*
  68. * struct dp_rate_debug
  69. *
  70. * @mcs_type: print string for a given mcs
  71. * @valid: valid mcs rate?
  72. */
  73. struct dp_rate_debug {
  74. char mcs_type[DP_MAX_MCS_STRING_LEN];
  75. uint8_t valid;
  76. };
  77. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  78. {
  79. {"OFDM 48 Mbps", MCS_VALID},
  80. {"OFDM 24 Mbps", MCS_VALID},
  81. {"OFDM 12 Mbps", MCS_VALID},
  82. {"OFDM 6 Mbps ", MCS_VALID},
  83. {"OFDM 54 Mbps", MCS_VALID},
  84. {"OFDM 36 Mbps", MCS_VALID},
  85. {"OFDM 18 Mbps", MCS_VALID},
  86. {"OFDM 9 Mbps ", MCS_VALID},
  87. {"INVALID ", MCS_INVALID},
  88. {"INVALID ", MCS_INVALID},
  89. {"INVALID ", MCS_INVALID},
  90. {"INVALID ", MCS_INVALID},
  91. {"INVALID ", MCS_VALID},
  92. },
  93. {
  94. {"CCK 11 Mbps Long ", MCS_VALID},
  95. {"CCK 5.5 Mbps Long ", MCS_VALID},
  96. {"CCK 2 Mbps Long ", MCS_VALID},
  97. {"CCK 1 Mbps Long ", MCS_VALID},
  98. {"CCK 11 Mbps Short ", MCS_VALID},
  99. {"CCK 5.5 Mbps Short", MCS_VALID},
  100. {"CCK 2 Mbps Short ", MCS_VALID},
  101. {"INVALID ", MCS_INVALID},
  102. {"INVALID ", MCS_INVALID},
  103. {"INVALID ", MCS_INVALID},
  104. {"INVALID ", MCS_INVALID},
  105. {"INVALID ", MCS_INVALID},
  106. {"INVALID ", MCS_VALID},
  107. },
  108. {
  109. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  110. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  111. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  112. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  113. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  114. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  115. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  116. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  117. {"INVALID ", MCS_INVALID},
  118. {"INVALID ", MCS_INVALID},
  119. {"INVALID ", MCS_INVALID},
  120. {"INVALID ", MCS_INVALID},
  121. {"INVALID ", MCS_VALID},
  122. },
  123. {
  124. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  125. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  126. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  127. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  128. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  129. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  130. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  131. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  132. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  133. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  134. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  135. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  136. {"INVALID ", MCS_VALID},
  137. },
  138. {
  139. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  140. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  141. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  142. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  143. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  144. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  145. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  146. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  147. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  148. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  149. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  150. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  151. {"INVALID ", MCS_VALID},
  152. }
  153. };
  154. static const struct dp_rate_debug dp_ppdu_rate_string[DOT11_MAX][MAX_MCS] = {
  155. {
  156. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  157. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  158. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  159. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  160. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  161. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  162. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  163. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  164. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  165. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  166. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  167. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  168. {"INVALID ", MCS_VALID},
  169. }
  170. };
  171. static const struct dp_rate_debug dp_mu_rate_string[RX_TYPE_MU_MAX][MAX_MCS] = {
  172. {
  173. {"HE MU-MIMO MCS 0 (BPSK 1/2) ", MCS_VALID},
  174. {"HE MU-MIMO MCS 1 (QPSK 1/2) ", MCS_VALID},
  175. {"HE MU-MIMO MCS 2 (QPSK 3/4) ", MCS_VALID},
  176. {"HE MU-MIMO MCS 3 (16-QAM 1/2) ", MCS_VALID},
  177. {"HE MU-MIMO MCS 4 (16-QAM 3/4) ", MCS_VALID},
  178. {"HE MU-MIMO MCS 5 (64-QAM 2/3) ", MCS_VALID},
  179. {"HE MU-MIMO MCS 6 (64-QAM 3/4) ", MCS_VALID},
  180. {"HE MU-MIMO MCS 7 (64-QAM 5/6) ", MCS_VALID},
  181. {"HE MU-MIMO MCS 8 (256-QAM 3/4) ", MCS_VALID},
  182. {"HE MU-MIMO MCS 9 (256-QAM 5/6) ", MCS_VALID},
  183. {"HE MU-MIMO MCS 10 (1024-QAM 3/4)", MCS_VALID},
  184. {"HE MU-MIMO MCS 11 (1024-QAM 5/6)", MCS_VALID},
  185. {"INVALID ", MCS_VALID},
  186. },
  187. {
  188. {"HE OFDMA MCS 0 (BPSK 1/2) ", MCS_VALID},
  189. {"HE OFDMA MCS 1 (QPSK 1/2) ", MCS_VALID},
  190. {"HE OFDMA MCS 2 (QPSK 3/4) ", MCS_VALID},
  191. {"HE OFDMA MCS 3 (16-QAM 1/2) ", MCS_VALID},
  192. {"HE OFDMA MCS 4 (16-QAM 3/4) ", MCS_VALID},
  193. {"HE OFDMA MCS 5 (64-QAM 2/3) ", MCS_VALID},
  194. {"HE OFDMA MCS 6 (64-QAM 3/4) ", MCS_VALID},
  195. {"HE OFDMA MCS 7 (64-QAM 5/6) ", MCS_VALID},
  196. {"HE OFDMA MCS 8 (256-QAM 3/4) ", MCS_VALID},
  197. {"HE OFDMA MCS 9 (256-QAM 5/6) ", MCS_VALID},
  198. {"HE OFDMA MCS 10 (1024-QAM 3/4)", MCS_VALID},
  199. {"HE OFDMA MCS 11 (1024-QAM 5/6)", MCS_VALID},
  200. {"INVALID ", MCS_VALID},
  201. },
  202. };
  203. const char *mu_reception_mode[RX_TYPE_MU_MAX] = {
  204. "MU MIMO", "MU OFDMA"
  205. };
  206. #ifdef QCA_ENH_V3_STATS_SUPPORT
  207. const char *fw_to_hw_delay_bucket[CDP_DELAY_BUCKET_MAX + 1] = {
  208. "0 to 10 ms", "11 to 20 ms",
  209. "21 to 30 ms", "31 to 40 ms",
  210. "41 to 50 ms", "51 to 60 ms",
  211. "61 to 70 ms", "71 to 80 ms",
  212. "81 to 90 ms", "91 to 100 ms",
  213. "101 to 250 ms", "251 to 500 ms", "500+ ms"
  214. };
  215. const char *sw_enq_delay_bucket[CDP_DELAY_BUCKET_MAX + 1] = {
  216. "0 to 1 ms", "1 to 2 ms",
  217. "2 to 3 ms", "3 to 4 ms",
  218. "4 to 5 ms", "5 to 6 ms",
  219. "6 to 7 ms", "7 to 8 ms",
  220. "8 to 9 ms", "9 to 10 ms",
  221. "10 to 11 ms", "11 to 12 ms", "12+ ms"
  222. };
  223. const char *intfrm_delay_bucket[CDP_DELAY_BUCKET_MAX + 1] = {
  224. "0 to 5 ms", "6 to 10 ms",
  225. "11 to 15 ms", "16 to 20 ms",
  226. "21 to 25 ms", "26 to 30 ms",
  227. "31 to 35 ms", "36 to 40 ms",
  228. "41 to 45 ms", "46 to 50 ms",
  229. "51 to 55 ms", "56 to 60 ms", "60+ ms"
  230. };
  231. #endif
  232. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  233. #include "dp_tx_capture.h"
  234. #endif
  235. #define TID_COUNTER_STATS 1 /* Success/drop stats type */
  236. #define TID_DELAY_STATS 2 /* Delay stats type */
  237. /*
  238. * dp_print_stats_string_tlv: display htt_stats_string_tlv
  239. * @tag_buf: buffer containing the tlv htt_stats_string_tlv
  240. *
  241. * return:void
  242. */
  243. static inline void dp_print_stats_string_tlv(uint32_t *tag_buf)
  244. {
  245. htt_stats_string_tlv *dp_stats_buf =
  246. (htt_stats_string_tlv *)tag_buf;
  247. uint8_t i;
  248. uint16_t index = 0;
  249. uint32_t tag_len = (HTT_STATS_TLV_LENGTH_GET(*tag_buf) >> 2);
  250. char *data = qdf_mem_malloc(DP_MAX_STRING_LEN);
  251. if (!data) {
  252. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  253. FL("Output buffer not allocated"));
  254. return;
  255. }
  256. DP_PRINT_STATS("HTT_STATS_STRING_TLV:");
  257. for (i = 0; i < tag_len; i++) {
  258. index += qdf_snprint(&data[index],
  259. DP_MAX_STRING_LEN - index,
  260. " %u:%u,", i, dp_stats_buf->data[i]);
  261. }
  262. DP_PRINT_STATS("data = %s\n", data);
  263. qdf_mem_free(data);
  264. }
  265. /*
  266. * dp_print_tx_pdev_stats_cmn_tlv: display htt_tx_pdev_stats_cmn_tlv
  267. * @tag_buf: buffer containing the tlv htt_tx_pdev_stats_cmn_tlv
  268. *
  269. * return:void
  270. */
  271. static inline void dp_print_tx_pdev_stats_cmn_tlv(uint32_t *tag_buf)
  272. {
  273. htt_tx_pdev_stats_cmn_tlv *dp_stats_buf =
  274. (htt_tx_pdev_stats_cmn_tlv *)tag_buf;
  275. DP_PRINT_STATS("HTT_TX_PDEV_STATS_CMN_TLV:");
  276. DP_PRINT_STATS("mac_id__word = %u",
  277. dp_stats_buf->mac_id__word);
  278. DP_PRINT_STATS("hw_queued = %u",
  279. dp_stats_buf->hw_queued);
  280. DP_PRINT_STATS("hw_reaped = %u",
  281. dp_stats_buf->hw_reaped);
  282. DP_PRINT_STATS("underrun = %u",
  283. dp_stats_buf->underrun);
  284. DP_PRINT_STATS("hw_paused = %u",
  285. dp_stats_buf->hw_paused);
  286. DP_PRINT_STATS("hw_flush = %u",
  287. dp_stats_buf->hw_flush);
  288. DP_PRINT_STATS("hw_filt = %u",
  289. dp_stats_buf->hw_filt);
  290. DP_PRINT_STATS("tx_abort = %u",
  291. dp_stats_buf->tx_abort);
  292. DP_PRINT_STATS("mpdu_requeued = %u",
  293. dp_stats_buf->mpdu_requed);
  294. DP_PRINT_STATS("tx_xretry = %u",
  295. dp_stats_buf->tx_xretry);
  296. DP_PRINT_STATS("data_rc = %u",
  297. dp_stats_buf->data_rc);
  298. DP_PRINT_STATS("mpdu_dropped_xretry = %u",
  299. dp_stats_buf->mpdu_dropped_xretry);
  300. DP_PRINT_STATS("illegal_rate_phy_err = %u",
  301. dp_stats_buf->illgl_rate_phy_err);
  302. DP_PRINT_STATS("cont_xretry = %u",
  303. dp_stats_buf->cont_xretry);
  304. DP_PRINT_STATS("tx_timeout = %u",
  305. dp_stats_buf->tx_timeout);
  306. DP_PRINT_STATS("pdev_resets = %u",
  307. dp_stats_buf->pdev_resets);
  308. DP_PRINT_STATS("phy_underrun = %u",
  309. dp_stats_buf->phy_underrun);
  310. DP_PRINT_STATS("txop_ovf = %u",
  311. dp_stats_buf->txop_ovf);
  312. DP_PRINT_STATS("seq_posted = %u",
  313. dp_stats_buf->seq_posted);
  314. DP_PRINT_STATS("seq_failed_queueing = %u",
  315. dp_stats_buf->seq_failed_queueing);
  316. DP_PRINT_STATS("seq_completed = %u",
  317. dp_stats_buf->seq_completed);
  318. DP_PRINT_STATS("seq_restarted = %u",
  319. dp_stats_buf->seq_restarted);
  320. DP_PRINT_STATS("mu_seq_posted = %u",
  321. dp_stats_buf->mu_seq_posted);
  322. DP_PRINT_STATS("seq_switch_hw_paused = %u",
  323. dp_stats_buf->seq_switch_hw_paused);
  324. DP_PRINT_STATS("next_seq_posted_dsr = %u",
  325. dp_stats_buf->next_seq_posted_dsr);
  326. DP_PRINT_STATS("seq_posted_isr = %u",
  327. dp_stats_buf->seq_posted_isr);
  328. DP_PRINT_STATS("seq_ctrl_cached = %u",
  329. dp_stats_buf->seq_ctrl_cached);
  330. DP_PRINT_STATS("mpdu_count_tqm = %u",
  331. dp_stats_buf->mpdu_count_tqm);
  332. DP_PRINT_STATS("msdu_count_tqm = %u",
  333. dp_stats_buf->msdu_count_tqm);
  334. DP_PRINT_STATS("mpdu_removed_tqm = %u",
  335. dp_stats_buf->mpdu_removed_tqm);
  336. DP_PRINT_STATS("msdu_removed_tqm = %u",
  337. dp_stats_buf->msdu_removed_tqm);
  338. DP_PRINT_STATS("mpdus_sw_flush = %u",
  339. dp_stats_buf->mpdus_sw_flush);
  340. DP_PRINT_STATS("mpdus_hw_filter = %u",
  341. dp_stats_buf->mpdus_hw_filter);
  342. DP_PRINT_STATS("mpdus_truncated = %u",
  343. dp_stats_buf->mpdus_truncated);
  344. DP_PRINT_STATS("mpdus_ack_failed = %u",
  345. dp_stats_buf->mpdus_ack_failed);
  346. DP_PRINT_STATS("mpdus_expired = %u",
  347. dp_stats_buf->mpdus_expired);
  348. DP_PRINT_STATS("mpdus_seq_hw_retry = %u",
  349. dp_stats_buf->mpdus_seq_hw_retry);
  350. DP_PRINT_STATS("ack_tlv_proc = %u",
  351. dp_stats_buf->ack_tlv_proc);
  352. DP_PRINT_STATS("coex_abort_mpdu_cnt_valid = %u",
  353. dp_stats_buf->coex_abort_mpdu_cnt_valid);
  354. DP_PRINT_STATS("coex_abort_mpdu_cnt = %u\n",
  355. dp_stats_buf->coex_abort_mpdu_cnt);
  356. }
  357. /*
  358. * dp_print_tx_pdev_stats_urrn_tlv_v: display htt_tx_pdev_stats_urrn_tlv_v
  359. * @tag_buf: buffer containing the tlv htt_tx_pdev_stats_urrn_tlv_v
  360. *
  361. * return:void
  362. */
  363. static inline void dp_print_tx_pdev_stats_urrn_tlv_v(uint32_t *tag_buf)
  364. {
  365. htt_tx_pdev_stats_urrn_tlv_v *dp_stats_buf =
  366. (htt_tx_pdev_stats_urrn_tlv_v *)tag_buf;
  367. uint8_t i;
  368. uint16_t index = 0;
  369. uint32_t tag_len = (HTT_STATS_TLV_LENGTH_GET(*tag_buf) >> 2);
  370. char *urrn_stats = qdf_mem_malloc(DP_MAX_STRING_LEN);
  371. if (!urrn_stats) {
  372. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  373. FL("Output buffer not allocated"));
  374. return;
  375. }
  376. tag_len = qdf_min(tag_len, (uint32_t)HTT_TX_PDEV_MAX_URRN_STATS);
  377. DP_PRINT_STATS("HTT_TX_PDEV_STATS_URRN_TLV_V:");
  378. for (i = 0; i < tag_len; i++) {
  379. index += qdf_snprint(&urrn_stats[index],
  380. DP_MAX_STRING_LEN - index,
  381. " %u:%u,", i, dp_stats_buf->urrn_stats[i]);
  382. }
  383. DP_PRINT_STATS("urrn_stats = %s\n", urrn_stats);
  384. qdf_mem_free(urrn_stats);
  385. }
  386. /*
  387. * dp_print_tx_pdev_stats_flush_tlv_v: display htt_tx_pdev_stats_flush_tlv_v
  388. * @tag_buf: buffer containing the tlv htt_tx_pdev_stats_flush_tlv_v
  389. *
  390. * return:void
  391. */
  392. static inline void dp_print_tx_pdev_stats_flush_tlv_v(uint32_t *tag_buf)
  393. {
  394. htt_tx_pdev_stats_flush_tlv_v *dp_stats_buf =
  395. (htt_tx_pdev_stats_flush_tlv_v *)tag_buf;
  396. uint8_t i;
  397. uint16_t index = 0;
  398. uint32_t tag_len = (HTT_STATS_TLV_LENGTH_GET(*tag_buf) >> 2);
  399. char *flush_errs = qdf_mem_malloc(DP_MAX_STRING_LEN);
  400. if (!flush_errs) {
  401. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  402. FL("Output buffer not allocated"));
  403. return;
  404. }
  405. tag_len = qdf_min(tag_len,
  406. (uint32_t)HTT_TX_PDEV_MAX_FLUSH_REASON_STATS);
  407. DP_PRINT_STATS("HTT_TX_PDEV_STATS_FLUSH_TLV_V:");
  408. for (i = 0; i < tag_len; i++) {
  409. index += qdf_snprint(&flush_errs[index],
  410. DP_MAX_STRING_LEN - index,
  411. " %u:%u,", i, dp_stats_buf->flush_errs[i]);
  412. }
  413. DP_PRINT_STATS("flush_errs = %s\n", flush_errs);
  414. qdf_mem_free(flush_errs);
  415. }
  416. /*
  417. * dp_print_tx_pdev_stats_sifs_tlv_v: display htt_tx_pdev_stats_sifs_tlv_v
  418. * @tag_buf: buffer containing the tlv htt_tx_pdev_stats_sifs_tlv_v
  419. *
  420. * return:void
  421. */
  422. static inline void dp_print_tx_pdev_stats_sifs_tlv_v(uint32_t *tag_buf)
  423. {
  424. htt_tx_pdev_stats_sifs_tlv_v *dp_stats_buf =
  425. (htt_tx_pdev_stats_sifs_tlv_v *)tag_buf;
  426. uint8_t i;
  427. uint16_t index = 0;
  428. uint32_t tag_len = (HTT_STATS_TLV_LENGTH_GET(*tag_buf) >> 2);
  429. char *sifs_status = qdf_mem_malloc(DP_MAX_STRING_LEN);
  430. if (!sifs_status) {
  431. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  432. FL("Output buffer not allocated"));
  433. return;
  434. }
  435. tag_len = qdf_min(tag_len, (uint32_t)HTT_TX_PDEV_MAX_SIFS_BURST_STATS);
  436. DP_PRINT_STATS("HTT_TX_PDEV_STATS_SIFS_TLV_V:");
  437. for (i = 0; i < tag_len; i++) {
  438. index += qdf_snprint(&sifs_status[index],
  439. DP_MAX_STRING_LEN - index,
  440. " %u:%u,", i, dp_stats_buf->sifs_status[i]);
  441. }
  442. DP_PRINT_STATS("sifs_status = %s\n", sifs_status);
  443. qdf_mem_free(sifs_status);
  444. }
  445. /*
  446. * dp_print_tx_pdev_stats_phy_err_tlv_v: display htt_tx_pdev_stats_phy_err_tlv_v
  447. * @tag_buf: buffer containing the tlv htt_tx_pdev_stats_phy_err_tlv_v
  448. *
  449. * return:void
  450. */
  451. static inline void dp_print_tx_pdev_stats_phy_err_tlv_v(uint32_t *tag_buf)
  452. {
  453. htt_tx_pdev_stats_phy_err_tlv_v *dp_stats_buf =
  454. (htt_tx_pdev_stats_phy_err_tlv_v *)tag_buf;
  455. uint8_t i;
  456. uint16_t index = 0;
  457. uint32_t tag_len = (HTT_STATS_TLV_LENGTH_GET(*tag_buf) >> 2);
  458. char *phy_errs = qdf_mem_malloc(DP_MAX_STRING_LEN);
  459. if (!phy_errs) {
  460. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  461. FL("Output buffer not allocated"));
  462. return;
  463. }
  464. tag_len = qdf_min(tag_len, (uint32_t)HTT_TX_PDEV_MAX_PHY_ERR_STATS);
  465. DP_PRINT_STATS("HTT_TX_PDEV_STATS_PHY_ERR_TLV_V:");
  466. for (i = 0; i < tag_len; i++) {
  467. index += qdf_snprint(&phy_errs[index],
  468. DP_MAX_STRING_LEN - index,
  469. " %u:%u,", i, dp_stats_buf->phy_errs[i]);
  470. }
  471. DP_PRINT_STATS("phy_errs = %s\n", phy_errs);
  472. qdf_mem_free(phy_errs);
  473. }
  474. /*
  475. * dp_print_hw_stats_intr_misc_tlv: display htt_hw_stats_intr_misc_tlv
  476. * @tag_buf: buffer containing the tlv htt_hw_stats_intr_misc_tlv
  477. *
  478. * return:void
  479. */
  480. static inline void dp_print_hw_stats_intr_misc_tlv(uint32_t *tag_buf)
  481. {
  482. htt_hw_stats_intr_misc_tlv *dp_stats_buf =
  483. (htt_hw_stats_intr_misc_tlv *)tag_buf;
  484. uint8_t i;
  485. uint16_t index = 0;
  486. char *hw_intr_name = qdf_mem_malloc(DP_MAX_STRING_LEN);
  487. if (!hw_intr_name) {
  488. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  489. FL("Output buffer not allocated"));
  490. return;
  491. }
  492. DP_PRINT_STATS("HTT_HW_STATS_INTR_MISC_TLV:");
  493. for (i = 0; i < DP_HTT_HW_INTR_NAME_LEN; i++) {
  494. index += qdf_snprint(&hw_intr_name[index],
  495. DP_MAX_STRING_LEN - index,
  496. " %u:%u,", i, dp_stats_buf->hw_intr_name[i]);
  497. }
  498. DP_PRINT_STATS("hw_intr_name = %s ", hw_intr_name);
  499. DP_PRINT_STATS("mask = %u",
  500. dp_stats_buf->mask);
  501. DP_PRINT_STATS("count = %u\n",
  502. dp_stats_buf->count);
  503. qdf_mem_free(hw_intr_name);
  504. }
  505. /*
  506. * dp_print_hw_stats_wd_timeout_tlv: display htt_hw_stats_wd_timeout_tlv
  507. * @tag_buf: buffer containing the tlv htt_hw_stats_wd_timeout_tlv
  508. *
  509. * return:void
  510. */
  511. static inline void dp_print_hw_stats_wd_timeout_tlv(uint32_t *tag_buf)
  512. {
  513. htt_hw_stats_wd_timeout_tlv *dp_stats_buf =
  514. (htt_hw_stats_wd_timeout_tlv *)tag_buf;
  515. uint8_t i;
  516. uint16_t index = 0;
  517. char *hw_module_name = qdf_mem_malloc(DP_MAX_STRING_LEN);
  518. if (!hw_module_name) {
  519. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  520. FL("Output buffer not allocated"));
  521. return;
  522. }
  523. DP_PRINT_STATS("HTT_HW_STATS_WD_TIMEOUT_TLV:");
  524. for (i = 0; i < DP_HTT_HW_MODULE_NAME_LEN; i++) {
  525. index += qdf_snprint(&hw_module_name[index],
  526. DP_MAX_STRING_LEN - index,
  527. " %u:%u,", i, dp_stats_buf->hw_module_name[i]);
  528. }
  529. DP_PRINT_STATS("hw_module_name = %s ", hw_module_name);
  530. DP_PRINT_STATS("count = %u",
  531. dp_stats_buf->count);
  532. qdf_mem_free(hw_module_name);
  533. }
  534. /*
  535. * dp_print_hw_stats_pdev_errs_tlv: display htt_hw_stats_pdev_errs_tlv
  536. * @tag_buf: buffer containing the tlv htt_hw_stats_pdev_errs_tlv
  537. *
  538. * return:void
  539. */
  540. static inline void dp_print_hw_stats_pdev_errs_tlv(uint32_t *tag_buf)
  541. {
  542. htt_hw_stats_pdev_errs_tlv *dp_stats_buf =
  543. (htt_hw_stats_pdev_errs_tlv *)tag_buf;
  544. DP_PRINT_STATS("HTT_HW_STATS_PDEV_ERRS_TLV:");
  545. DP_PRINT_STATS("mac_id__word = %u",
  546. dp_stats_buf->mac_id__word);
  547. DP_PRINT_STATS("tx_abort = %u",
  548. dp_stats_buf->tx_abort);
  549. DP_PRINT_STATS("tx_abort_fail_count = %u",
  550. dp_stats_buf->tx_abort_fail_count);
  551. DP_PRINT_STATS("rx_abort = %u",
  552. dp_stats_buf->rx_abort);
  553. DP_PRINT_STATS("rx_abort_fail_count = %u",
  554. dp_stats_buf->rx_abort_fail_count);
  555. DP_PRINT_STATS("warm_reset = %u",
  556. dp_stats_buf->warm_reset);
  557. DP_PRINT_STATS("cold_reset = %u",
  558. dp_stats_buf->cold_reset);
  559. DP_PRINT_STATS("tx_flush = %u",
  560. dp_stats_buf->tx_flush);
  561. DP_PRINT_STATS("tx_glb_reset = %u",
  562. dp_stats_buf->tx_glb_reset);
  563. DP_PRINT_STATS("tx_txq_reset = %u",
  564. dp_stats_buf->tx_txq_reset);
  565. DP_PRINT_STATS("rx_timeout_reset = %u\n",
  566. dp_stats_buf->rx_timeout_reset);
  567. }
  568. /*
  569. * dp_print_msdu_flow_stats_tlv: display htt_msdu_flow_stats_tlv
  570. * @tag_buf: buffer containing the tlv htt_msdu_flow_stats_tlv
  571. *
  572. * return:void
  573. */
  574. static inline void dp_print_msdu_flow_stats_tlv(uint32_t *tag_buf)
  575. {
  576. htt_msdu_flow_stats_tlv *dp_stats_buf =
  577. (htt_msdu_flow_stats_tlv *)tag_buf;
  578. DP_PRINT_STATS("HTT_MSDU_FLOW_STATS_TLV:");
  579. DP_PRINT_STATS("last_update_timestamp = %u",
  580. dp_stats_buf->last_update_timestamp);
  581. DP_PRINT_STATS("last_add_timestamp = %u",
  582. dp_stats_buf->last_add_timestamp);
  583. DP_PRINT_STATS("last_remove_timestamp = %u",
  584. dp_stats_buf->last_remove_timestamp);
  585. DP_PRINT_STATS("total_processed_msdu_count = %u",
  586. dp_stats_buf->total_processed_msdu_count);
  587. DP_PRINT_STATS("cur_msdu_count_in_flowq = %u",
  588. dp_stats_buf->cur_msdu_count_in_flowq);
  589. DP_PRINT_STATS("sw_peer_id = %u",
  590. dp_stats_buf->sw_peer_id);
  591. DP_PRINT_STATS("tx_flow_no__tid_num__drop_rule = %u\n",
  592. dp_stats_buf->tx_flow_no__tid_num__drop_rule);
  593. }
  594. /*
  595. * dp_print_tx_tid_stats_tlv: display htt_tx_tid_stats_tlv
  596. * @tag_buf: buffer containing the tlv htt_tx_tid_stats_tlv
  597. *
  598. * return:void
  599. */
  600. static inline void dp_print_tx_tid_stats_tlv(uint32_t *tag_buf)
  601. {
  602. htt_tx_tid_stats_tlv *dp_stats_buf =
  603. (htt_tx_tid_stats_tlv *)tag_buf;
  604. uint8_t i;
  605. uint16_t index = 0;
  606. char *tid_name = qdf_mem_malloc(DP_MAX_STRING_LEN);
  607. if (!tid_name) {
  608. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  609. FL("Output buffer not allocated"));
  610. return;
  611. }
  612. DP_PRINT_STATS("HTT_TX_TID_STATS_TLV:");
  613. for (i = 0; i < DP_HTT_TID_NAME_LEN; i++) {
  614. index += qdf_snprint(&tid_name[index],
  615. DP_MAX_STRING_LEN - index,
  616. " %u:%u,", i, dp_stats_buf->tid_name[i]);
  617. }
  618. DP_PRINT_STATS("tid_name = %s ", tid_name);
  619. DP_PRINT_STATS("sw_peer_id__tid_num = %u",
  620. dp_stats_buf->sw_peer_id__tid_num);
  621. DP_PRINT_STATS("num_sched_pending__num_ppdu_in_hwq = %u",
  622. dp_stats_buf->num_sched_pending__num_ppdu_in_hwq);
  623. DP_PRINT_STATS("tid_flags = %u",
  624. dp_stats_buf->tid_flags);
  625. DP_PRINT_STATS("hw_queued = %u",
  626. dp_stats_buf->hw_queued);
  627. DP_PRINT_STATS("hw_reaped = %u",
  628. dp_stats_buf->hw_reaped);
  629. DP_PRINT_STATS("mpdus_hw_filter = %u",
  630. dp_stats_buf->mpdus_hw_filter);
  631. DP_PRINT_STATS("qdepth_bytes = %u",
  632. dp_stats_buf->qdepth_bytes);
  633. DP_PRINT_STATS("qdepth_num_msdu = %u",
  634. dp_stats_buf->qdepth_num_msdu);
  635. DP_PRINT_STATS("qdepth_num_mpdu = %u",
  636. dp_stats_buf->qdepth_num_mpdu);
  637. DP_PRINT_STATS("last_scheduled_tsmp = %u",
  638. dp_stats_buf->last_scheduled_tsmp);
  639. DP_PRINT_STATS("pause_module_id = %u",
  640. dp_stats_buf->pause_module_id);
  641. DP_PRINT_STATS("block_module_id = %u\n",
  642. dp_stats_buf->block_module_id);
  643. DP_PRINT_STATS("tid_tx_airtime = %u\n",
  644. dp_stats_buf->tid_tx_airtime);
  645. qdf_mem_free(tid_name);
  646. }
  647. /*
  648. * dp_print_tx_tid_stats_v1_tlv: display htt_tx_tid_stats_v1_tlv
  649. * @tag_buf: buffer containing the tlv htt_tx_tid_stats_v1_tlv
  650. *
  651. * return:void
  652. */
  653. static inline void dp_print_tx_tid_stats_v1_tlv(uint32_t *tag_buf)
  654. {
  655. htt_tx_tid_stats_v1_tlv *dp_stats_buf =
  656. (htt_tx_tid_stats_v1_tlv *)tag_buf;
  657. uint8_t i;
  658. uint16_t index = 0;
  659. char *tid_name = qdf_mem_malloc(DP_MAX_STRING_LEN);
  660. if (!tid_name) {
  661. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  662. FL("Output buffer not allocated"));
  663. return;
  664. }
  665. DP_PRINT_STATS("HTT_TX_TID_STATS_V1_TLV:");
  666. for (i = 0; i < DP_HTT_TID_NAME_LEN; i++) {
  667. index += qdf_snprint(&tid_name[index],
  668. DP_MAX_STRING_LEN - index,
  669. " %u:%u,", i, dp_stats_buf->tid_name[i]);
  670. }
  671. DP_PRINT_STATS("tid_name = %s ", tid_name);
  672. DP_PRINT_STATS("sw_peer_id__tid_num = %u",
  673. dp_stats_buf->sw_peer_id__tid_num);
  674. DP_PRINT_STATS("num_sched_pending__num_ppdu_in_hwq = %u",
  675. dp_stats_buf->num_sched_pending__num_ppdu_in_hwq);
  676. DP_PRINT_STATS("tid_flags = %u",
  677. dp_stats_buf->tid_flags);
  678. DP_PRINT_STATS("max_qdepth_bytes = %u",
  679. dp_stats_buf->max_qdepth_bytes);
  680. DP_PRINT_STATS("max_qdepth_n_msdus = %u",
  681. dp_stats_buf->max_qdepth_n_msdus);
  682. DP_PRINT_STATS("rsvd = %u",
  683. dp_stats_buf->rsvd);
  684. DP_PRINT_STATS("qdepth_bytes = %u",
  685. dp_stats_buf->qdepth_bytes);
  686. DP_PRINT_STATS("qdepth_num_msdu = %u",
  687. dp_stats_buf->qdepth_num_msdu);
  688. DP_PRINT_STATS("qdepth_num_mpdu = %u",
  689. dp_stats_buf->qdepth_num_mpdu);
  690. DP_PRINT_STATS("last_scheduled_tsmp = %u",
  691. dp_stats_buf->last_scheduled_tsmp);
  692. DP_PRINT_STATS("pause_module_id = %u",
  693. dp_stats_buf->pause_module_id);
  694. DP_PRINT_STATS("block_module_id = %u\n",
  695. dp_stats_buf->block_module_id);
  696. DP_PRINT_STATS("tid_tx_airtime = %u\n",
  697. dp_stats_buf->tid_tx_airtime);
  698. qdf_mem_free(tid_name);
  699. }
  700. /*
  701. * dp_print_rx_tid_stats_tlv: display htt_rx_tid_stats_tlv
  702. * @tag_buf: buffer containing the tlv htt_rx_tid_stats_tlv
  703. *
  704. * return:void
  705. */
  706. static inline void dp_print_rx_tid_stats_tlv(uint32_t *tag_buf)
  707. {
  708. htt_rx_tid_stats_tlv *dp_stats_buf =
  709. (htt_rx_tid_stats_tlv *)tag_buf;
  710. uint8_t i;
  711. uint16_t index = 0;
  712. char *tid_name = qdf_mem_malloc(DP_MAX_STRING_LEN);
  713. if (!tid_name) {
  714. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  715. FL("Output buffer not allocated"));
  716. return;
  717. }
  718. DP_PRINT_STATS("HTT_RX_TID_STATS_TLV:");
  719. DP_PRINT_STATS("sw_peer_id__tid_num = %u",
  720. dp_stats_buf->sw_peer_id__tid_num);
  721. for (i = 0; i < DP_HTT_TID_NAME_LEN; i++) {
  722. index += qdf_snprint(&tid_name[index],
  723. DP_MAX_STRING_LEN - index,
  724. " %u:%u,", i, dp_stats_buf->tid_name[i]);
  725. }
  726. DP_PRINT_STATS("tid_name = %s ", tid_name);
  727. DP_PRINT_STATS("dup_in_reorder = %u",
  728. dp_stats_buf->dup_in_reorder);
  729. DP_PRINT_STATS("dup_past_outside_window = %u",
  730. dp_stats_buf->dup_past_outside_window);
  731. DP_PRINT_STATS("dup_past_within_window = %u",
  732. dp_stats_buf->dup_past_within_window);
  733. DP_PRINT_STATS("rxdesc_err_decrypt = %u\n",
  734. dp_stats_buf->rxdesc_err_decrypt);
  735. qdf_mem_free(tid_name);
  736. }
  737. /*
  738. * dp_print_counter_tlv: display htt_counter_tlv
  739. * @tag_buf: buffer containing the tlv htt_counter_tlv
  740. *
  741. * return:void
  742. */
  743. static inline void dp_print_counter_tlv(uint32_t *tag_buf)
  744. {
  745. htt_counter_tlv *dp_stats_buf =
  746. (htt_counter_tlv *)tag_buf;
  747. uint8_t i;
  748. uint16_t index = 0;
  749. char *counter_name = qdf_mem_malloc(DP_MAX_STRING_LEN);
  750. if (!counter_name) {
  751. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  752. FL("Output buffer not allocated"));
  753. return;
  754. }
  755. DP_PRINT_STATS("HTT_COUNTER_TLV:");
  756. for (i = 0; i < DP_HTT_COUNTER_NAME_LEN; i++) {
  757. index += qdf_snprint(&counter_name[index],
  758. DP_MAX_STRING_LEN - index,
  759. " %u:%u,", i, dp_stats_buf->counter_name[i]);
  760. }
  761. DP_PRINT_STATS("counter_name = %s ", counter_name);
  762. DP_PRINT_STATS("count = %u\n",
  763. dp_stats_buf->count);
  764. qdf_mem_free(counter_name);
  765. }
  766. /*
  767. * dp_print_peer_stats_cmn_tlv: display htt_peer_stats_cmn_tlv
  768. * @tag_buf: buffer containing the tlv htt_peer_stats_cmn_tlv
  769. *
  770. * return:void
  771. */
  772. static inline void dp_print_peer_stats_cmn_tlv(uint32_t *tag_buf)
  773. {
  774. htt_peer_stats_cmn_tlv *dp_stats_buf =
  775. (htt_peer_stats_cmn_tlv *)tag_buf;
  776. DP_PRINT_STATS("HTT_PEER_STATS_CMN_TLV:");
  777. DP_PRINT_STATS("ppdu_cnt = %u",
  778. dp_stats_buf->ppdu_cnt);
  779. DP_PRINT_STATS("mpdu_cnt = %u",
  780. dp_stats_buf->mpdu_cnt);
  781. DP_PRINT_STATS("msdu_cnt = %u",
  782. dp_stats_buf->msdu_cnt);
  783. DP_PRINT_STATS("pause_bitmap = %u",
  784. dp_stats_buf->pause_bitmap);
  785. DP_PRINT_STATS("block_bitmap = %u",
  786. dp_stats_buf->block_bitmap);
  787. DP_PRINT_STATS("current_timestamp = %u\n",
  788. dp_stats_buf->current_timestamp);
  789. DP_PRINT_STATS("inactive_time = %u",
  790. dp_stats_buf->inactive_time);
  791. }
  792. /*
  793. * dp_print_peer_details_tlv: display htt_peer_details_tlv
  794. * @tag_buf: buffer containing the tlv htt_peer_details_tlv
  795. *
  796. * return:void
  797. */
  798. static inline void dp_print_peer_details_tlv(uint32_t *tag_buf)
  799. {
  800. htt_peer_details_tlv *dp_stats_buf =
  801. (htt_peer_details_tlv *)tag_buf;
  802. DP_PRINT_STATS("HTT_PEER_DETAILS_TLV:");
  803. DP_PRINT_STATS("peer_type = %u",
  804. dp_stats_buf->peer_type);
  805. DP_PRINT_STATS("sw_peer_id = %u",
  806. dp_stats_buf->sw_peer_id);
  807. DP_PRINT_STATS("vdev_pdev_ast_idx = %u",
  808. dp_stats_buf->vdev_pdev_ast_idx);
  809. DP_PRINT_STATS("mac_addr(upper 4 bytes) = %u",
  810. dp_stats_buf->mac_addr.mac_addr31to0);
  811. DP_PRINT_STATS("mac_addr(lower 2 bytes) = %u",
  812. dp_stats_buf->mac_addr.mac_addr47to32);
  813. DP_PRINT_STATS("peer_flags = %u",
  814. dp_stats_buf->peer_flags);
  815. DP_PRINT_STATS("qpeer_flags = %u\n",
  816. dp_stats_buf->qpeer_flags);
  817. }
  818. /*
  819. * dp_print_tx_peer_rate_stats_tlv: display htt_tx_peer_rate_stats_tlv
  820. * @tag_buf: buffer containing the tlv htt_tx_peer_rate_stats_tlv
  821. *
  822. * return:void
  823. */
  824. static inline void dp_print_tx_peer_rate_stats_tlv(uint32_t *tag_buf)
  825. {
  826. htt_tx_peer_rate_stats_tlv *dp_stats_buf =
  827. (htt_tx_peer_rate_stats_tlv *)tag_buf;
  828. uint8_t i, j;
  829. uint16_t index = 0;
  830. char *tx_gi[HTT_TX_PEER_STATS_NUM_GI_COUNTERS] = {0};
  831. char *tx_gi_ext[HTT_TX_PEER_STATS_NUM_GI_COUNTERS] = {0};
  832. char *str_buf = qdf_mem_malloc(DP_MAX_STRING_LEN);
  833. if (!str_buf) {
  834. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  835. FL("Output buffer not allocated"));
  836. return;
  837. }
  838. for (i = 0; i < HTT_TX_PEER_STATS_NUM_GI_COUNTERS; i++) {
  839. tx_gi[i] = (char *)qdf_mem_malloc(DP_MAX_STRING_LEN);
  840. tx_gi_ext[i] = (char *)qdf_mem_malloc(DP_MAX_STRING_LEN);
  841. if (!tx_gi[i] || !tx_gi_ext[i]) {
  842. dp_err("Unable to allocate buffer for tx_gi");
  843. goto fail1;
  844. }
  845. }
  846. DP_PRINT_STATS("HTT_TX_PEER_RATE_STATS_TLV:");
  847. DP_PRINT_STATS("tx_ldpc = %u",
  848. dp_stats_buf->tx_ldpc);
  849. DP_PRINT_STATS("rts_cnt = %u",
  850. dp_stats_buf->rts_cnt);
  851. DP_PRINT_STATS("ack_rssi = %u",
  852. dp_stats_buf->ack_rssi);
  853. index = 0;
  854. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  855. for (i = 0; i < DP_HTT_TX_MCS_LEN; i++) {
  856. index += qdf_snprint(&str_buf[index],
  857. DP_MAX_STRING_LEN - index,
  858. " %u:%u,", i, dp_stats_buf->tx_mcs[i]);
  859. }
  860. for (i = 0; i < DP_HTT_TX_MCS_EXT_LEN; i++) {
  861. index += qdf_snprint(&str_buf[index],
  862. DP_MAX_STRING_LEN - index,
  863. " %u:%u,", i + DP_HTT_TX_MCS_LEN,
  864. dp_stats_buf->tx_mcs_ext[i]);
  865. }
  866. DP_PRINT_STATS("tx_mcs = %s ", str_buf);
  867. index = 0;
  868. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  869. for (i = 0; i < DP_HTT_TX_SU_MCS_LEN; i++) {
  870. index += qdf_snprint(&str_buf[index],
  871. DP_MAX_STRING_LEN - index,
  872. " %u:%u,", i, dp_stats_buf->tx_su_mcs[i]);
  873. }
  874. for (i = 0; i < DP_HTT_TX_SU_MCS_EXT_LEN; i++) {
  875. index += qdf_snprint(&str_buf[index],
  876. DP_MAX_STRING_LEN - index,
  877. " %u:%u,", i + DP_HTT_TX_SU_MCS_LEN,
  878. dp_stats_buf->tx_su_mcs_ext[i]);
  879. }
  880. DP_PRINT_STATS("tx_su_mcs = %s ", str_buf);
  881. index = 0;
  882. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  883. for (i = 0; i < DP_HTT_TX_MU_MCS_LEN; i++) {
  884. index += qdf_snprint(&str_buf[index],
  885. DP_MAX_STRING_LEN - index,
  886. " %u:%u,", i, dp_stats_buf->tx_mu_mcs[i]);
  887. }
  888. for (i = 0; i < DP_HTT_TX_MU_MCS_EXT_LEN; i++) {
  889. index += qdf_snprint(&str_buf[index],
  890. DP_MAX_STRING_LEN - index,
  891. " %u:%u,", i + DP_HTT_TX_MU_MCS_LEN,
  892. dp_stats_buf->tx_mu_mcs_ext[i]);
  893. }
  894. DP_PRINT_STATS("tx_mu_mcs = %s ", str_buf);
  895. index = 0;
  896. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  897. for (i = 0; i < DP_HTT_TX_NSS_LEN; i++) {
  898. /* 0 stands for NSS 1, 1 stands for NSS 2, etc. */
  899. index += qdf_snprint(&str_buf[index],
  900. DP_MAX_STRING_LEN - index,
  901. " %u:%u,", (i + 1),
  902. dp_stats_buf->tx_nss[i]);
  903. }
  904. DP_PRINT_STATS("tx_nss = %s ", str_buf);
  905. index = 0;
  906. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  907. for (i = 0; i < DP_HTT_TX_BW_LEN; i++) {
  908. index += qdf_snprint(&str_buf[index],
  909. DP_MAX_STRING_LEN - index,
  910. " %u:%u,", i, dp_stats_buf->tx_bw[i]);
  911. }
  912. DP_PRINT_STATS("tx_bw = %s ", str_buf);
  913. index = 0;
  914. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  915. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS; i++) {
  916. index += qdf_snprint(&str_buf[index],
  917. DP_MAX_STRING_LEN - index,
  918. " %u:%u,", i, dp_stats_buf->tx_stbc[i]);
  919. }
  920. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_EXTRA_MCS_COUNTERS; i++) {
  921. index += qdf_snprint(&str_buf[index],
  922. DP_MAX_STRING_LEN - index,
  923. " %u:%u,", i + HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS,
  924. dp_stats_buf->tx_stbc_ext[i]);
  925. }
  926. DP_PRINT_STATS("tx_stbc = %s ", str_buf);
  927. index = 0;
  928. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  929. for (i = 0; i < DP_HTT_TX_PREAM_LEN; i++) {
  930. index += qdf_snprint(&str_buf[index],
  931. DP_MAX_STRING_LEN - index,
  932. " %u:%u,", i, dp_stats_buf->tx_pream[i]);
  933. }
  934. DP_PRINT_STATS("tx_pream = %s ", str_buf);
  935. for (j = 0; j < HTT_TX_PEER_STATS_NUM_GI_COUNTERS; j++) {
  936. index = 0;
  937. for (i = 0; i < HTT_TX_PEER_STATS_NUM_MCS_COUNTERS; i++) {
  938. index += qdf_snprint(&tx_gi[j][index],
  939. DP_MAX_STRING_LEN - index,
  940. " %u:%u,", i,
  941. dp_stats_buf->tx_gi[j][i]);
  942. }
  943. DP_PRINT_STATS("tx_gi[%u] = %s ", j, tx_gi[j]);
  944. }
  945. for (j = 0; j < HTT_TX_PEER_STATS_NUM_GI_COUNTERS; j++) {
  946. index = 0;
  947. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_EXTRA_MCS_COUNTERS; i++) {
  948. index += qdf_snprint(&tx_gi_ext[j][index],
  949. DP_MAX_STRING_LEN - index,
  950. " %u:%u,", i,
  951. dp_stats_buf->tx_gi_ext[j][i]);
  952. }
  953. DP_PRINT_STATS("tx_gi_ext[%u] = %s ", j, tx_gi_ext[j]);
  954. }
  955. index = 0;
  956. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  957. for (i = 0; i < DP_HTT_TX_DCM_LEN; i++) {
  958. index += qdf_snprint(&str_buf[index],
  959. DP_MAX_STRING_LEN - index,
  960. " %u:%u,", i, dp_stats_buf->tx_dcm[i]);
  961. }
  962. DP_PRINT_STATS("tx_dcm = %s\n", str_buf);
  963. fail1:
  964. for (i = 0; i < HTT_TX_PEER_STATS_NUM_GI_COUNTERS; i++) {
  965. if (tx_gi[i])
  966. qdf_mem_free(tx_gi[i]);
  967. if (tx_gi_ext[i])
  968. qdf_mem_free(tx_gi_ext[i]);
  969. }
  970. qdf_mem_free(str_buf);
  971. }
  972. /*
  973. * dp_print_rx_peer_rate_stats_tlv: display htt_rx_peer_rate_stats_tlv
  974. * @tag_buf: buffer containing the tlv htt_rx_peer_rate_stats_tlv
  975. *
  976. * return:void
  977. */
  978. static inline void dp_print_rx_peer_rate_stats_tlv(uint32_t *tag_buf)
  979. {
  980. htt_rx_peer_rate_stats_tlv *dp_stats_buf =
  981. (htt_rx_peer_rate_stats_tlv *)tag_buf;
  982. uint8_t i, j;
  983. uint16_t index = 0;
  984. char *rssi_chain[DP_HTT_PEER_NUM_SS] = {0};
  985. char *rx_gi[HTT_RX_PEER_STATS_NUM_GI_COUNTERS] = {0};
  986. char *rx_gi_ext[HTT_RX_PEER_STATS_NUM_GI_COUNTERS] = {0};
  987. char *str_buf = qdf_mem_malloc(DP_MAX_STRING_LEN);
  988. if (!str_buf) {
  989. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  990. FL("Output buffer not allocated"));
  991. return;
  992. }
  993. for (i = 0; i < DP_HTT_PEER_NUM_SS; i++) {
  994. rssi_chain[i] = qdf_mem_malloc(DP_MAX_STRING_LEN);
  995. if (!rssi_chain[i]) {
  996. dp_err("Unable to allocate buffer for rssi_chain");
  997. goto fail1;
  998. }
  999. }
  1000. for (i = 0; i < HTT_RX_PEER_STATS_NUM_GI_COUNTERS; i++) {
  1001. rx_gi[i] = qdf_mem_malloc(DP_MAX_STRING_LEN);
  1002. rx_gi_ext[i] = qdf_mem_malloc(DP_MAX_STRING_LEN);
  1003. if (!rx_gi[i] || !rx_gi_ext[i]) {
  1004. dp_err("Unable to allocate buffer for rx_gi");
  1005. goto fail1;
  1006. }
  1007. }
  1008. DP_PRINT_STATS("HTT_RX_PEER_RATE_STATS_TLV:");
  1009. DP_PRINT_STATS("nsts = %u",
  1010. dp_stats_buf->nsts);
  1011. DP_PRINT_STATS("rx_ldpc = %u",
  1012. dp_stats_buf->rx_ldpc);
  1013. DP_PRINT_STATS("rts_cnt = %u",
  1014. dp_stats_buf->rts_cnt);
  1015. DP_PRINT_STATS("rssi_mgmt = %u",
  1016. dp_stats_buf->rssi_mgmt);
  1017. DP_PRINT_STATS("rssi_data = %u",
  1018. dp_stats_buf->rssi_data);
  1019. DP_PRINT_STATS("rssi_comb = %u",
  1020. dp_stats_buf->rssi_comb);
  1021. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  1022. for (i = 0; i < DP_HTT_RX_MCS_LEN; i++) {
  1023. index += qdf_snprint(&str_buf[index],
  1024. DP_MAX_STRING_LEN - index,
  1025. " %u:%u,", i, dp_stats_buf->rx_mcs[i]);
  1026. }
  1027. for (i = 0; i < DP_HTT_RX_MCS_EXT_LEN; i++) {
  1028. index += qdf_snprint(&str_buf[index],
  1029. DP_MAX_STRING_LEN - index,
  1030. " %u:%u,", i + DP_HTT_RX_MCS_LEN,
  1031. dp_stats_buf->rx_mcs_ext[i]);
  1032. }
  1033. DP_PRINT_STATS("rx_mcs = %s ", str_buf);
  1034. index = 0;
  1035. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  1036. for (i = 0; i < DP_HTT_RX_NSS_LEN; i++) {
  1037. /* 0 stands for NSS 1, 1 stands for NSS 2, etc. */
  1038. index += qdf_snprint(&str_buf[index],
  1039. DP_MAX_STRING_LEN - index,
  1040. " %u:%u,", (i + 1),
  1041. dp_stats_buf->rx_nss[i]);
  1042. }
  1043. DP_PRINT_STATS("rx_nss = %s ", str_buf);
  1044. index = 0;
  1045. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  1046. for (i = 0; i < DP_HTT_RX_DCM_LEN; i++) {
  1047. index += qdf_snprint(&str_buf[index],
  1048. DP_MAX_STRING_LEN - index,
  1049. " %u:%u,", i, dp_stats_buf->rx_dcm[i]);
  1050. }
  1051. DP_PRINT_STATS("rx_dcm = %s ", str_buf);
  1052. index = 0;
  1053. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  1054. for (i = 0; i < HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS; i++) {
  1055. index += qdf_snprint(&str_buf[index],
  1056. DP_MAX_STRING_LEN - index,
  1057. " %u:%u,", i, dp_stats_buf->rx_stbc[i]);
  1058. }
  1059. for (i = 0; i < HTT_RX_PDEV_STATS_NUM_EXTRA_MCS_COUNTERS; i++) {
  1060. index += qdf_snprint(&str_buf[index],
  1061. DP_MAX_STRING_LEN - index,
  1062. " %u:%u,", i + HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS,
  1063. dp_stats_buf->rx_stbc_ext[i]);
  1064. }
  1065. DP_PRINT_STATS("rx_stbc = %s ", str_buf);
  1066. index = 0;
  1067. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  1068. for (i = 0; i < DP_HTT_RX_BW_LEN; i++) {
  1069. index += qdf_snprint(&str_buf[index],
  1070. DP_MAX_STRING_LEN - index,
  1071. " %u:%u,", i, dp_stats_buf->rx_bw[i]);
  1072. }
  1073. DP_PRINT_STATS("rx_bw = %s ", str_buf);
  1074. for (j = 0; j < DP_HTT_PEER_NUM_SS; j++) {
  1075. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  1076. index = 0;
  1077. for (i = 0; i < HTT_RX_PEER_STATS_NUM_BW_COUNTERS; i++) {
  1078. index += qdf_snprint(&rssi_chain[j][index],
  1079. DP_MAX_STRING_LEN - index,
  1080. " %u:%u,", i,
  1081. dp_stats_buf->rssi_chain[j][i]);
  1082. }
  1083. DP_PRINT_STATS("rssi_chain[%u] = %s ", j, rssi_chain[j]);
  1084. }
  1085. for (j = 0; j < HTT_RX_PEER_STATS_NUM_GI_COUNTERS; j++) {
  1086. index = 0;
  1087. for (i = 0; i < HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS; i++) {
  1088. index += qdf_snprint(&rx_gi[j][index],
  1089. DP_MAX_STRING_LEN - index,
  1090. " %u:%u,", i,
  1091. dp_stats_buf->rx_gi[j][i]);
  1092. }
  1093. DP_PRINT_STATS("rx_gi[%u] = %s ", j, rx_gi[j]);
  1094. }
  1095. for (j = 0; j < HTT_RX_PEER_STATS_NUM_GI_COUNTERS; j++) {
  1096. index = 0;
  1097. for (i = 0; i < HTT_RX_PDEV_STATS_NUM_EXTRA_MCS_COUNTERS; i++) {
  1098. index += qdf_snprint(&rx_gi_ext[j][index],
  1099. DP_MAX_STRING_LEN - index,
  1100. " %u:%u,", i,
  1101. dp_stats_buf->rx_gi_ext[j][i]);
  1102. }
  1103. DP_PRINT_STATS("rx_gi_ext[%u] = %s ", j, rx_gi_ext[j]);
  1104. }
  1105. index = 0;
  1106. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  1107. for (i = 0; i < DP_HTT_RX_PREAM_LEN; i++) {
  1108. index += qdf_snprint(&str_buf[index],
  1109. DP_MAX_STRING_LEN - index,
  1110. " %u:%u,", i, dp_stats_buf->rx_pream[i]);
  1111. }
  1112. DP_PRINT_STATS("rx_pream = %s\n", str_buf);
  1113. fail1:
  1114. for (i = 0; i < DP_HTT_PEER_NUM_SS; i++) {
  1115. if (!rssi_chain[i])
  1116. break;
  1117. qdf_mem_free(rssi_chain[i]);
  1118. }
  1119. for (i = 0; i < HTT_RX_PEER_STATS_NUM_GI_COUNTERS; i++) {
  1120. if (rx_gi[i])
  1121. qdf_mem_free(rx_gi[i]);
  1122. if (rx_gi_ext[i])
  1123. qdf_mem_free(rx_gi_ext[i]);
  1124. }
  1125. qdf_mem_free(str_buf);
  1126. }
  1127. /*
  1128. * dp_print_tx_hwq_mu_mimo_sch_stats_tlv: display htt_tx_hwq_mu_mimo_sch_stats
  1129. * @tag_buf: buffer containing the tlv htt_tx_hwq_mu_mimo_sch_stats_tlv
  1130. *
  1131. * return:void
  1132. */
  1133. static inline void dp_print_tx_hwq_mu_mimo_sch_stats_tlv(uint32_t *tag_buf)
  1134. {
  1135. htt_tx_hwq_mu_mimo_sch_stats_tlv *dp_stats_buf =
  1136. (htt_tx_hwq_mu_mimo_sch_stats_tlv *)tag_buf;
  1137. DP_PRINT_STATS("HTT_TX_HWQ_MU_MIMO_SCH_STATS_TLV:");
  1138. DP_PRINT_STATS("mu_mimo_sch_posted = %u",
  1139. dp_stats_buf->mu_mimo_sch_posted);
  1140. DP_PRINT_STATS("mu_mimo_sch_failed = %u",
  1141. dp_stats_buf->mu_mimo_sch_failed);
  1142. DP_PRINT_STATS("mu_mimo_ppdu_posted = %u\n",
  1143. dp_stats_buf->mu_mimo_ppdu_posted);
  1144. }
  1145. /*
  1146. * dp_print_tx_hwq_mu_mimo_mpdu_stats_tlv: display htt_tx_hwq_mu_mimo_mpdu_stats
  1147. * @tag_buf: buffer containing the tlv htt_tx_hwq_mu_mimo_mpdu_stats_tlv
  1148. *
  1149. * return:void
  1150. */
  1151. static inline void dp_print_tx_hwq_mu_mimo_mpdu_stats_tlv(uint32_t *tag_buf)
  1152. {
  1153. htt_tx_hwq_mu_mimo_mpdu_stats_tlv *dp_stats_buf =
  1154. (htt_tx_hwq_mu_mimo_mpdu_stats_tlv *)tag_buf;
  1155. DP_PRINT_STATS("HTT_TX_HWQ_MU_MIMO_MPDU_STATS_TLV:");
  1156. DP_PRINT_STATS("mu_mimo_mpdus_queued_usr = %u",
  1157. dp_stats_buf->mu_mimo_mpdus_queued_usr);
  1158. DP_PRINT_STATS("mu_mimo_mpdus_tried_usr = %u",
  1159. dp_stats_buf->mu_mimo_mpdus_tried_usr);
  1160. DP_PRINT_STATS("mu_mimo_mpdus_failed_usr = %u",
  1161. dp_stats_buf->mu_mimo_mpdus_failed_usr);
  1162. DP_PRINT_STATS("mu_mimo_mpdus_requeued_usr = %u",
  1163. dp_stats_buf->mu_mimo_mpdus_requeued_usr);
  1164. DP_PRINT_STATS("mu_mimo_err_no_ba_usr = %u",
  1165. dp_stats_buf->mu_mimo_err_no_ba_usr);
  1166. DP_PRINT_STATS("mu_mimo_mpdu_underrun_usr = %u",
  1167. dp_stats_buf->mu_mimo_mpdu_underrun_usr);
  1168. DP_PRINT_STATS("mu_mimo_ampdu_underrun_usr = %u\n",
  1169. dp_stats_buf->mu_mimo_ampdu_underrun_usr);
  1170. }
  1171. /*
  1172. * dp_print_tx_hwq_mu_mimo_cmn_stats_tlv: display htt_tx_hwq_mu_mimo_cmn_stats
  1173. * @tag_buf: buffer containing the tlv htt_tx_hwq_mu_mimo_cmn_stats_tlv
  1174. *
  1175. * return:void
  1176. */
  1177. static inline void dp_print_tx_hwq_mu_mimo_cmn_stats_tlv(uint32_t *tag_buf)
  1178. {
  1179. htt_tx_hwq_mu_mimo_cmn_stats_tlv *dp_stats_buf =
  1180. (htt_tx_hwq_mu_mimo_cmn_stats_tlv *)tag_buf;
  1181. DP_PRINT_STATS("HTT_TX_HWQ_MU_MIMO_CMN_STATS_TLV:");
  1182. DP_PRINT_STATS("mac_id__hwq_id__word = %u\n",
  1183. dp_stats_buf->mac_id__hwq_id__word);
  1184. }
  1185. /*
  1186. * dp_print_tx_hwq_stats_cmn_tlv: display htt_tx_hwq_stats_cmn_tlv
  1187. * @tag_buf: buffer containing the tlv htt_tx_hwq_stats_cmn_tlv
  1188. *
  1189. * return:void
  1190. */
  1191. static inline void dp_print_tx_hwq_stats_cmn_tlv(uint32_t *tag_buf)
  1192. {
  1193. htt_tx_hwq_stats_cmn_tlv *dp_stats_buf =
  1194. (htt_tx_hwq_stats_cmn_tlv *)tag_buf;
  1195. DP_PRINT_STATS("HTT_TX_HWQ_STATS_CMN_TLV:");
  1196. DP_PRINT_STATS("mac_id__hwq_id__word = %u",
  1197. dp_stats_buf->mac_id__hwq_id__word);
  1198. DP_PRINT_STATS("xretry = %u",
  1199. dp_stats_buf->xretry);
  1200. DP_PRINT_STATS("underrun_cnt = %u",
  1201. dp_stats_buf->underrun_cnt);
  1202. DP_PRINT_STATS("flush_cnt = %u",
  1203. dp_stats_buf->flush_cnt);
  1204. DP_PRINT_STATS("filt_cnt = %u",
  1205. dp_stats_buf->filt_cnt);
  1206. DP_PRINT_STATS("null_mpdu_bmap = %u",
  1207. dp_stats_buf->null_mpdu_bmap);
  1208. DP_PRINT_STATS("user_ack_failure = %u",
  1209. dp_stats_buf->user_ack_failure);
  1210. DP_PRINT_STATS("ack_tlv_proc = %u",
  1211. dp_stats_buf->ack_tlv_proc);
  1212. DP_PRINT_STATS("sched_id_proc = %u",
  1213. dp_stats_buf->sched_id_proc);
  1214. DP_PRINT_STATS("null_mpdu_tx_count = %u",
  1215. dp_stats_buf->null_mpdu_tx_count);
  1216. DP_PRINT_STATS("mpdu_bmap_not_recvd = %u",
  1217. dp_stats_buf->mpdu_bmap_not_recvd);
  1218. DP_PRINT_STATS("num_bar = %u",
  1219. dp_stats_buf->num_bar);
  1220. DP_PRINT_STATS("rts = %u",
  1221. dp_stats_buf->rts);
  1222. DP_PRINT_STATS("cts2self = %u",
  1223. dp_stats_buf->cts2self);
  1224. DP_PRINT_STATS("qos_null = %u",
  1225. dp_stats_buf->qos_null);
  1226. DP_PRINT_STATS("mpdu_tried_cnt = %u",
  1227. dp_stats_buf->mpdu_tried_cnt);
  1228. DP_PRINT_STATS("mpdu_queued_cnt = %u",
  1229. dp_stats_buf->mpdu_queued_cnt);
  1230. DP_PRINT_STATS("mpdu_ack_fail_cnt = %u",
  1231. dp_stats_buf->mpdu_ack_fail_cnt);
  1232. DP_PRINT_STATS("mpdu_filt_cnt = %u",
  1233. dp_stats_buf->mpdu_filt_cnt);
  1234. DP_PRINT_STATS("false_mpdu_ack_count = %u\n",
  1235. dp_stats_buf->false_mpdu_ack_count);
  1236. }
  1237. /*
  1238. * dp_print_tx_hwq_difs_latency_stats_tlv_v: display
  1239. * htt_tx_hwq_difs_latency_stats_tlv_v
  1240. * @tag_buf: buffer containing the tlv htt_tx_hwq_difs_latency_stats_tlv_v
  1241. *
  1242. *return:void
  1243. */
  1244. static inline void dp_print_tx_hwq_difs_latency_stats_tlv_v(uint32_t *tag_buf)
  1245. {
  1246. htt_tx_hwq_difs_latency_stats_tlv_v *dp_stats_buf =
  1247. (htt_tx_hwq_difs_latency_stats_tlv_v *)tag_buf;
  1248. uint8_t i;
  1249. uint16_t index = 0;
  1250. uint32_t tag_len = (HTT_STATS_TLV_LENGTH_GET(*tag_buf) >> 2);
  1251. char *difs_latency_hist = qdf_mem_malloc(DP_MAX_STRING_LEN);
  1252. if (!difs_latency_hist) {
  1253. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1254. FL("Output buffer not allocated"));
  1255. return;
  1256. }
  1257. tag_len = qdf_min(tag_len,
  1258. (uint32_t)HTT_TX_HWQ_MAX_DIFS_LATENCY_BINS);
  1259. DP_PRINT_STATS("HTT_TX_HWQ_DIFS_LATENCY_STATS_TLV_V:");
  1260. DP_PRINT_STATS("hist_intvl = %u",
  1261. dp_stats_buf->hist_intvl);
  1262. for (i = 0; i < tag_len; i++) {
  1263. index += qdf_snprint(&difs_latency_hist[index],
  1264. DP_MAX_STRING_LEN - index,
  1265. " %u:%u,", i,
  1266. dp_stats_buf->difs_latency_hist[i]);
  1267. }
  1268. DP_PRINT_STATS("difs_latency_hist = %s\n", difs_latency_hist);
  1269. qdf_mem_free(difs_latency_hist);
  1270. }
  1271. /*
  1272. * dp_print_tx_hwq_cmd_result_stats_tlv_v: display htt_tx_hwq_cmd_result_stats
  1273. * @tag_buf: buffer containing the tlv htt_tx_hwq_cmd_result_stats_tlv_v
  1274. *
  1275. * return:void
  1276. */
  1277. static inline void dp_print_tx_hwq_cmd_result_stats_tlv_v(uint32_t *tag_buf)
  1278. {
  1279. htt_tx_hwq_cmd_result_stats_tlv_v *dp_stats_buf =
  1280. (htt_tx_hwq_cmd_result_stats_tlv_v *)tag_buf;
  1281. uint8_t i;
  1282. uint16_t index = 0;
  1283. uint32_t tag_len = (HTT_STATS_TLV_LENGTH_GET(*tag_buf) >> 2);
  1284. char *cmd_result = qdf_mem_malloc(DP_MAX_STRING_LEN);
  1285. if (!cmd_result) {
  1286. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1287. FL("Output buffer not allocated"));
  1288. return;
  1289. }
  1290. tag_len = qdf_min(tag_len, (uint32_t)HTT_TX_HWQ_MAX_CMD_RESULT_STATS);
  1291. DP_PRINT_STATS("HTT_TX_HWQ_CMD_RESULT_STATS_TLV_V:");
  1292. for (i = 0; i < tag_len; i++) {
  1293. index += qdf_snprint(&cmd_result[index],
  1294. DP_MAX_STRING_LEN - index,
  1295. " %u:%u,", i, dp_stats_buf->cmd_result[i]);
  1296. }
  1297. DP_PRINT_STATS("cmd_result = %s ", cmd_result);
  1298. qdf_mem_free(cmd_result);
  1299. }
  1300. /*
  1301. * dp_print_tx_hwq_cmd_stall_stats_tlv_v: display htt_tx_hwq_cmd_stall_stats_tlv
  1302. * @tag_buf: buffer containing the tlv htt_tx_hwq_cmd_stall_stats_tlv_v
  1303. *
  1304. * return:void
  1305. */
  1306. static inline void dp_print_tx_hwq_cmd_stall_stats_tlv_v(uint32_t *tag_buf)
  1307. {
  1308. htt_tx_hwq_cmd_stall_stats_tlv_v *dp_stats_buf =
  1309. (htt_tx_hwq_cmd_stall_stats_tlv_v *)tag_buf;
  1310. uint8_t i;
  1311. uint16_t index = 0;
  1312. uint32_t tag_len = (HTT_STATS_TLV_LENGTH_GET(*tag_buf) >> 2);
  1313. char *cmd_stall_status = qdf_mem_malloc(DP_MAX_STRING_LEN);
  1314. if (!cmd_stall_status) {
  1315. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1316. FL("Output buffer not allocated"));
  1317. return;
  1318. }
  1319. tag_len = qdf_min(tag_len, (uint32_t)HTT_TX_HWQ_MAX_CMD_STALL_STATS);
  1320. DP_PRINT_STATS("HTT_TX_HWQ_CMD_STALL_STATS_TLV_V:");
  1321. for (i = 0; i < tag_len; i++) {
  1322. index += qdf_snprint(&cmd_stall_status[index],
  1323. DP_MAX_STRING_LEN - index,
  1324. " %u:%u,", i,
  1325. dp_stats_buf->cmd_stall_status[i]);
  1326. }
  1327. DP_PRINT_STATS("cmd_stall_status = %s\n", cmd_stall_status);
  1328. qdf_mem_free(cmd_stall_status);
  1329. }
  1330. /*
  1331. * dp_print_tx_hwq_fes_result_stats_tlv_v: display htt_tx_hwq_fes_result_stats
  1332. * @tag_buf: buffer containing the tlv htt_tx_hwq_fes_result_stats_tlv_v
  1333. *
  1334. * return:void
  1335. */
  1336. static inline void dp_print_tx_hwq_fes_result_stats_tlv_v(uint32_t *tag_buf)
  1337. {
  1338. htt_tx_hwq_fes_result_stats_tlv_v *dp_stats_buf =
  1339. (htt_tx_hwq_fes_result_stats_tlv_v *)tag_buf;
  1340. uint8_t i;
  1341. uint16_t index = 0;
  1342. uint32_t tag_len = (HTT_STATS_TLV_LENGTH_GET(*tag_buf) >> 2);
  1343. char *fes_result = qdf_mem_malloc(DP_MAX_STRING_LEN);
  1344. if (!fes_result) {
  1345. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1346. FL("Output buffer not allocated"));
  1347. return;
  1348. }
  1349. tag_len = qdf_min(tag_len, (uint32_t)HTT_TX_HWQ_MAX_FES_RESULT_STATS);
  1350. DP_PRINT_STATS("HTT_TX_HWQ_FES_RESULT_STATS_TLV_V:");
  1351. for (i = 0; i < tag_len; i++) {
  1352. index += qdf_snprint(&fes_result[index],
  1353. DP_MAX_STRING_LEN - index,
  1354. " %u:%u,", i, dp_stats_buf->fes_result[i]);
  1355. }
  1356. DP_PRINT_STATS("fes_result = %s ", fes_result);
  1357. qdf_mem_free(fes_result);
  1358. }
  1359. /*
  1360. * dp_print_tx_selfgen_cmn_stats_tlv: display htt_tx_selfgen_cmn_stats_tlv
  1361. * @tag_buf: buffer containing the tlv htt_tx_selfgen_cmn_stats_tlv
  1362. *
  1363. * return:void
  1364. */
  1365. static inline void dp_print_tx_selfgen_cmn_stats_tlv(uint32_t *tag_buf)
  1366. {
  1367. htt_tx_selfgen_cmn_stats_tlv *dp_stats_buf =
  1368. (htt_tx_selfgen_cmn_stats_tlv *)tag_buf;
  1369. DP_PRINT_STATS("HTT_TX_SELFGEN_CMN_STATS_TLV:");
  1370. DP_PRINT_STATS("mac_id__word = %u",
  1371. dp_stats_buf->mac_id__word);
  1372. DP_PRINT_STATS("su_bar = %u",
  1373. dp_stats_buf->su_bar);
  1374. DP_PRINT_STATS("rts = %u",
  1375. dp_stats_buf->rts);
  1376. DP_PRINT_STATS("cts2self = %u",
  1377. dp_stats_buf->cts2self);
  1378. DP_PRINT_STATS("qos_null = %u",
  1379. dp_stats_buf->qos_null);
  1380. DP_PRINT_STATS("delayed_bar_1 = %u",
  1381. dp_stats_buf->delayed_bar_1);
  1382. DP_PRINT_STATS("delayed_bar_2 = %u",
  1383. dp_stats_buf->delayed_bar_2);
  1384. DP_PRINT_STATS("delayed_bar_3 = %u",
  1385. dp_stats_buf->delayed_bar_3);
  1386. DP_PRINT_STATS("delayed_bar_4 = %u",
  1387. dp_stats_buf->delayed_bar_4);
  1388. DP_PRINT_STATS("delayed_bar_5 = %u",
  1389. dp_stats_buf->delayed_bar_5);
  1390. DP_PRINT_STATS("delayed_bar_6 = %u",
  1391. dp_stats_buf->delayed_bar_6);
  1392. DP_PRINT_STATS("delayed_bar_7 = %u\n",
  1393. dp_stats_buf->delayed_bar_7);
  1394. }
  1395. /*
  1396. * dp_print_tx_selfgen_ac_stats_tlv: display htt_tx_selfgen_ac_stats_tlv
  1397. * @tag_buf: buffer containing the tlv htt_tx_selfgen_ac_stats_tlv
  1398. *
  1399. * return:void
  1400. */
  1401. static inline void dp_print_tx_selfgen_ac_stats_tlv(uint32_t *tag_buf)
  1402. {
  1403. htt_tx_selfgen_ac_stats_tlv *dp_stats_buf =
  1404. (htt_tx_selfgen_ac_stats_tlv *)tag_buf;
  1405. DP_PRINT_STATS("HTT_TX_SELFGEN_AC_STATS_TLV:");
  1406. DP_PRINT_STATS("ac_su_ndpa = %u",
  1407. dp_stats_buf->ac_su_ndpa);
  1408. DP_PRINT_STATS("ac_su_ndp = %u",
  1409. dp_stats_buf->ac_su_ndp);
  1410. DP_PRINT_STATS("ac_mu_mimo_ndpa = %u",
  1411. dp_stats_buf->ac_mu_mimo_ndpa);
  1412. DP_PRINT_STATS("ac_mu_mimo_ndp = %u",
  1413. dp_stats_buf->ac_mu_mimo_ndp);
  1414. DP_PRINT_STATS("ac_mu_mimo_brpoll_1 = %u",
  1415. dp_stats_buf->ac_mu_mimo_brpoll_1);
  1416. DP_PRINT_STATS("ac_mu_mimo_brpoll_2 = %u",
  1417. dp_stats_buf->ac_mu_mimo_brpoll_2);
  1418. DP_PRINT_STATS("ac_mu_mimo_brpoll_3 = %u\n",
  1419. dp_stats_buf->ac_mu_mimo_brpoll_3);
  1420. }
  1421. /*
  1422. * dp_print_tx_selfgen_ax_stats_tlv: display htt_tx_selfgen_ax_stats_tlv
  1423. * @tag_buf: buffer containing the tlv htt_tx_selfgen_ax_stats_tlv
  1424. *
  1425. * return:void
  1426. */
  1427. static inline void dp_print_tx_selfgen_ax_stats_tlv(uint32_t *tag_buf)
  1428. {
  1429. htt_tx_selfgen_ax_stats_tlv *dp_stats_buf =
  1430. (htt_tx_selfgen_ax_stats_tlv *)tag_buf;
  1431. DP_PRINT_STATS("HTT_TX_SELFGEN_AX_STATS_TLV:");
  1432. DP_PRINT_STATS("ax_su_ndpa = %u",
  1433. dp_stats_buf->ax_su_ndpa);
  1434. DP_PRINT_STATS("ax_su_ndp = %u",
  1435. dp_stats_buf->ax_su_ndp);
  1436. DP_PRINT_STATS("ax_mu_mimo_ndpa = %u",
  1437. dp_stats_buf->ax_mu_mimo_ndpa);
  1438. DP_PRINT_STATS("ax_mu_mimo_ndp = %u",
  1439. dp_stats_buf->ax_mu_mimo_ndp);
  1440. DP_PRINT_STATS("ax_mu_mimo_brpoll_1 = %u",
  1441. dp_stats_buf->ax_mu_mimo_brpoll_1);
  1442. DP_PRINT_STATS("ax_mu_mimo_brpoll_2 = %u",
  1443. dp_stats_buf->ax_mu_mimo_brpoll_2);
  1444. DP_PRINT_STATS("ax_mu_mimo_brpoll_3 = %u",
  1445. dp_stats_buf->ax_mu_mimo_brpoll_3);
  1446. DP_PRINT_STATS("ax_mu_mimo_brpoll_4 = %u",
  1447. dp_stats_buf->ax_mu_mimo_brpoll_4);
  1448. DP_PRINT_STATS("ax_mu_mimo_brpoll_5 = %u",
  1449. dp_stats_buf->ax_mu_mimo_brpoll_5);
  1450. DP_PRINT_STATS("ax_mu_mimo_brpoll_6 = %u",
  1451. dp_stats_buf->ax_mu_mimo_brpoll_6);
  1452. DP_PRINT_STATS("ax_mu_mimo_brpoll_7 = %u",
  1453. dp_stats_buf->ax_mu_mimo_brpoll_7);
  1454. DP_PRINT_STATS("ax_basic_trigger = %u",
  1455. dp_stats_buf->ax_basic_trigger);
  1456. DP_PRINT_STATS("ax_bsr_trigger = %u",
  1457. dp_stats_buf->ax_bsr_trigger);
  1458. DP_PRINT_STATS("ax_mu_bar_trigger = %u",
  1459. dp_stats_buf->ax_mu_bar_trigger);
  1460. DP_PRINT_STATS("ax_mu_rts_trigger = %u\n",
  1461. dp_stats_buf->ax_mu_rts_trigger);
  1462. }
  1463. /*
  1464. * dp_print_tx_selfgen_ac_err_stats_tlv: display htt_tx_selfgen_ac_err_stats_tlv
  1465. * @tag_buf: buffer containing the tlv htt_tx_selfgen_ac_err_stats_tlv
  1466. *
  1467. * return:void
  1468. */
  1469. static inline void dp_print_tx_selfgen_ac_err_stats_tlv(uint32_t *tag_buf)
  1470. {
  1471. htt_tx_selfgen_ac_err_stats_tlv *dp_stats_buf =
  1472. (htt_tx_selfgen_ac_err_stats_tlv *)tag_buf;
  1473. DP_PRINT_STATS("HTT_TX_SELFGEN_AC_ERR_STATS_TLV:");
  1474. DP_PRINT_STATS("ac_su_ndp_err = %u",
  1475. dp_stats_buf->ac_su_ndp_err);
  1476. DP_PRINT_STATS("ac_su_ndpa_err = %u",
  1477. dp_stats_buf->ac_su_ndpa_err);
  1478. DP_PRINT_STATS("ac_mu_mimo_ndpa_err = %u",
  1479. dp_stats_buf->ac_mu_mimo_ndpa_err);
  1480. DP_PRINT_STATS("ac_mu_mimo_ndp_err = %u",
  1481. dp_stats_buf->ac_mu_mimo_ndp_err);
  1482. DP_PRINT_STATS("ac_mu_mimo_brp1_err = %u",
  1483. dp_stats_buf->ac_mu_mimo_brp1_err);
  1484. DP_PRINT_STATS("ac_mu_mimo_brp2_err = %u",
  1485. dp_stats_buf->ac_mu_mimo_brp2_err);
  1486. DP_PRINT_STATS("ac_mu_mimo_brp3_err = %u\n",
  1487. dp_stats_buf->ac_mu_mimo_brp3_err);
  1488. }
  1489. /*
  1490. * dp_print_tx_selfgen_ax_err_stats_tlv: display htt_tx_selfgen_ax_err_stats_tlv
  1491. * @tag_buf: buffer containing the tlv htt_tx_selfgen_ax_err_stats_tlv
  1492. *
  1493. * return:void
  1494. */
  1495. static inline void dp_print_tx_selfgen_ax_err_stats_tlv(uint32_t *tag_buf)
  1496. {
  1497. htt_tx_selfgen_ax_err_stats_tlv *dp_stats_buf =
  1498. (htt_tx_selfgen_ax_err_stats_tlv *)tag_buf;
  1499. DP_PRINT_STATS("HTT_TX_SELFGEN_AX_ERR_STATS_TLV:");
  1500. DP_PRINT_STATS("ax_su_ndp_err = %u",
  1501. dp_stats_buf->ax_su_ndp_err);
  1502. DP_PRINT_STATS("ax_su_ndpa_err = %u",
  1503. dp_stats_buf->ax_su_ndpa_err);
  1504. DP_PRINT_STATS("ax_mu_mimo_ndpa_err = %u",
  1505. dp_stats_buf->ax_mu_mimo_ndpa_err);
  1506. DP_PRINT_STATS("ax_mu_mimo_ndp_err = %u",
  1507. dp_stats_buf->ax_mu_mimo_ndp_err);
  1508. DP_PRINT_STATS("ax_mu_mimo_brp1_err = %u",
  1509. dp_stats_buf->ax_mu_mimo_brp1_err);
  1510. DP_PRINT_STATS("ax_mu_mimo_brp2_err = %u",
  1511. dp_stats_buf->ax_mu_mimo_brp2_err);
  1512. DP_PRINT_STATS("ax_mu_mimo_brp3_err = %u",
  1513. dp_stats_buf->ax_mu_mimo_brp3_err);
  1514. DP_PRINT_STATS("ax_mu_mimo_brp4_err = %u",
  1515. dp_stats_buf->ax_mu_mimo_brp4_err);
  1516. DP_PRINT_STATS("ax_mu_mimo_brp5_err = %u",
  1517. dp_stats_buf->ax_mu_mimo_brp5_err);
  1518. DP_PRINT_STATS("ax_mu_mimo_brp6_err = %u",
  1519. dp_stats_buf->ax_mu_mimo_brp6_err);
  1520. DP_PRINT_STATS("ax_mu_mimo_brp7_err = %u",
  1521. dp_stats_buf->ax_mu_mimo_brp7_err);
  1522. DP_PRINT_STATS("ax_basic_trigger_err = %u",
  1523. dp_stats_buf->ax_basic_trigger_err);
  1524. DP_PRINT_STATS("ax_bsr_trigger_err = %u",
  1525. dp_stats_buf->ax_bsr_trigger_err);
  1526. DP_PRINT_STATS("ax_mu_bar_trigger_err = %u",
  1527. dp_stats_buf->ax_mu_bar_trigger_err);
  1528. DP_PRINT_STATS("ax_mu_rts_trigger_err = %u\n",
  1529. dp_stats_buf->ax_mu_rts_trigger_err);
  1530. }
  1531. /*
  1532. * dp_print_tx_pdev_mu_mimo_sch_stats_tlv: display htt_tx_pdev_mu_mimo_sch_stats
  1533. * @tag_buf: buffer containing the tlv htt_tx_pdev_mu_mimo_sch_stats_tlv
  1534. *
  1535. * return:void
  1536. */
  1537. static inline void dp_print_tx_pdev_mu_mimo_sch_stats_tlv(uint32_t *tag_buf)
  1538. {
  1539. uint8_t i;
  1540. htt_tx_pdev_mu_mimo_sch_stats_tlv *dp_stats_buf =
  1541. (htt_tx_pdev_mu_mimo_sch_stats_tlv *)tag_buf;
  1542. DP_PRINT_STATS("HTT_TX_PDEV_MU_MIMO_SCH_STATS_TLV:");
  1543. DP_PRINT_STATS("mu_mimo_sch_posted = %u",
  1544. dp_stats_buf->mu_mimo_sch_posted);
  1545. DP_PRINT_STATS("mu_mimo_sch_failed = %u",
  1546. dp_stats_buf->mu_mimo_sch_failed);
  1547. DP_PRINT_STATS("mu_mimo_ppdu_posted = %u\n",
  1548. dp_stats_buf->mu_mimo_ppdu_posted);
  1549. DP_PRINT_STATS("11ac MU_MIMO SCH STATS:");
  1550. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_AC_MUMIMO_USER_STATS; i++) {
  1551. DP_PRINT_STATS("ac_mu_mimo_sch_nusers_%u = %u", i,
  1552. dp_stats_buf->ac_mu_mimo_sch_nusers[i]);
  1553. }
  1554. DP_PRINT_STATS("\n11ax MU_MIMO SCH STATS:");
  1555. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_AX_MUMIMO_USER_STATS; i++) {
  1556. DP_PRINT_STATS("ax_mu_mimo_sch_nusers_%u = %u", i,
  1557. dp_stats_buf->ax_mu_mimo_sch_nusers[i]);
  1558. }
  1559. DP_PRINT_STATS("\n11ax OFDMA SCH STATS:");
  1560. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_AX_MUMIMO_USER_STATS; i++) {
  1561. DP_PRINT_STATS("ax_ofdma_sch_nusers_%u = %u", i,
  1562. dp_stats_buf->ax_ofdma_sch_nusers[i]);
  1563. }
  1564. }
  1565. /*
  1566. * dp_print_tx_pdev_mu_mimo_mpdu_stats_tlv: display
  1567. * htt_tx_pdev_mu_mimo_mpdu_stats_tlv
  1568. * @tag_buf: buffer containing the tlv htt_tx_pdev_mu_mimo_mpdu_stats_tlv
  1569. *
  1570. * return:void
  1571. */
  1572. static inline void dp_print_tx_pdev_mu_mimo_mpdu_stats_tlv(uint32_t *tag_buf)
  1573. {
  1574. htt_tx_pdev_mpdu_stats_tlv *dp_stats_buf =
  1575. (htt_tx_pdev_mpdu_stats_tlv *)tag_buf;
  1576. if (dp_stats_buf->tx_sched_mode ==
  1577. HTT_STATS_TX_SCHED_MODE_MU_MIMO_AC) {
  1578. if (!dp_stats_buf->user_index)
  1579. DP_PRINT_STATS(
  1580. "HTT_TX_PDEV_MU_MIMO_AC_MPDU_STATS:\n");
  1581. if (dp_stats_buf->user_index <
  1582. HTT_TX_PDEV_STATS_NUM_AC_MUMIMO_USER_STATS) {
  1583. DP_PRINT_STATS(
  1584. "ac_mu_mimo_mpdus_queued_usr_%u = %u",
  1585. dp_stats_buf->user_index,
  1586. dp_stats_buf->mpdus_queued_usr);
  1587. DP_PRINT_STATS(
  1588. "ac_mu_mimo_mpdus_tried_usr_%u = %u",
  1589. dp_stats_buf->user_index,
  1590. dp_stats_buf->mpdus_tried_usr);
  1591. DP_PRINT_STATS(
  1592. "ac_mu_mimo_mpdus_failed_usr_%u = %u",
  1593. dp_stats_buf->user_index,
  1594. dp_stats_buf->mpdus_failed_usr);
  1595. DP_PRINT_STATS(
  1596. "ac_mu_mimo_mpdus_requeued_usr_%u = %u",
  1597. dp_stats_buf->user_index,
  1598. dp_stats_buf->mpdus_requeued_usr);
  1599. DP_PRINT_STATS(
  1600. "ac_mu_mimo_err_no_ba_usr_%u = %u",
  1601. dp_stats_buf->user_index,
  1602. dp_stats_buf->err_no_ba_usr);
  1603. DP_PRINT_STATS(
  1604. "ac_mu_mimo_mpdu_underrun_usr_%u = %u",
  1605. dp_stats_buf->user_index,
  1606. dp_stats_buf->mpdu_underrun_usr);
  1607. DP_PRINT_STATS(
  1608. "ac_mu_mimo_ampdu_underrun_usr_%u = %u\n",
  1609. dp_stats_buf->user_index,
  1610. dp_stats_buf->ampdu_underrun_usr);
  1611. }
  1612. }
  1613. if (dp_stats_buf->tx_sched_mode == HTT_STATS_TX_SCHED_MODE_MU_MIMO_AX) {
  1614. if (!dp_stats_buf->user_index)
  1615. DP_PRINT_STATS(
  1616. "HTT_TX_PDEV_MU_MIMO_AX_MPDU_STATS:\n");
  1617. if (dp_stats_buf->user_index <
  1618. HTT_TX_PDEV_STATS_NUM_AX_MUMIMO_USER_STATS) {
  1619. DP_PRINT_STATS(
  1620. "ax_mu_mimo_mpdus_queued_usr_%u = %u",
  1621. dp_stats_buf->user_index,
  1622. dp_stats_buf->mpdus_queued_usr);
  1623. DP_PRINT_STATS(
  1624. "ax_mu_mimo_mpdus_tried_usr_%u = %u",
  1625. dp_stats_buf->user_index,
  1626. dp_stats_buf->mpdus_tried_usr);
  1627. DP_PRINT_STATS(
  1628. "ax_mu_mimo_mpdus_failed_usr_%u = %u",
  1629. dp_stats_buf->user_index,
  1630. dp_stats_buf->mpdus_failed_usr);
  1631. DP_PRINT_STATS(
  1632. "ax_mu_mimo_mpdus_requeued_usr_%u = %u",
  1633. dp_stats_buf->user_index,
  1634. dp_stats_buf->mpdus_requeued_usr);
  1635. DP_PRINT_STATS(
  1636. "ax_mu_mimo_err_no_ba_usr_%u = %u",
  1637. dp_stats_buf->user_index,
  1638. dp_stats_buf->err_no_ba_usr);
  1639. DP_PRINT_STATS(
  1640. "ax_mu_mimo_mpdu_underrun_usr_%u = %u",
  1641. dp_stats_buf->user_index,
  1642. dp_stats_buf->mpdu_underrun_usr);
  1643. DP_PRINT_STATS(
  1644. "ax_mu_mimo_ampdu_underrun_usr_%u = %u\n",
  1645. dp_stats_buf->user_index,
  1646. dp_stats_buf->ampdu_underrun_usr);
  1647. }
  1648. }
  1649. if (dp_stats_buf->tx_sched_mode ==
  1650. HTT_STATS_TX_SCHED_MODE_MU_OFDMA_AX) {
  1651. if (!dp_stats_buf->user_index)
  1652. DP_PRINT_STATS(
  1653. "HTT_TX_PDEV_AX_MU_OFDMA_MPDU_STATS:\n");
  1654. if (dp_stats_buf->user_index <
  1655. HTT_TX_PDEV_STATS_NUM_OFDMA_USER_STATS) {
  1656. DP_PRINT_STATS(
  1657. "ax_mu_ofdma_mpdus_queued_usr_%u = %u",
  1658. dp_stats_buf->user_index,
  1659. dp_stats_buf->mpdus_queued_usr);
  1660. DP_PRINT_STATS(
  1661. "ax_mu_ofdma_mpdus_tried_usr_%u = %u",
  1662. dp_stats_buf->user_index,
  1663. dp_stats_buf->mpdus_tried_usr);
  1664. DP_PRINT_STATS(
  1665. "ax_mu_ofdma_mpdus_failed_usr_%u = %u",
  1666. dp_stats_buf->user_index,
  1667. dp_stats_buf->mpdus_failed_usr);
  1668. DP_PRINT_STATS(
  1669. "ax_mu_ofdma_mpdus_requeued_usr_%u = %u",
  1670. dp_stats_buf->user_index,
  1671. dp_stats_buf->mpdus_requeued_usr);
  1672. DP_PRINT_STATS(
  1673. "ax_mu_ofdma_err_no_ba_usr_%u = %u",
  1674. dp_stats_buf->user_index,
  1675. dp_stats_buf->err_no_ba_usr);
  1676. DP_PRINT_STATS(
  1677. "ax_mu_ofdma_mpdu_underrun_usr_%u = %u",
  1678. dp_stats_buf->user_index,
  1679. dp_stats_buf->mpdu_underrun_usr);
  1680. DP_PRINT_STATS(
  1681. "ax_mu_ofdma_ampdu_underrun_usr_%u = %u\n",
  1682. dp_stats_buf->user_index,
  1683. dp_stats_buf->ampdu_underrun_usr);
  1684. }
  1685. }
  1686. }
  1687. /*
  1688. * dp_print_sched_txq_cmd_posted_tlv_v: display htt_sched_txq_cmd_posted_tlv_v
  1689. * @tag_buf: buffer containing the tlv htt_sched_txq_cmd_posted_tlv_v
  1690. *
  1691. * return:void
  1692. */
  1693. static inline void dp_print_sched_txq_cmd_posted_tlv_v(uint32_t *tag_buf)
  1694. {
  1695. htt_sched_txq_cmd_posted_tlv_v *dp_stats_buf =
  1696. (htt_sched_txq_cmd_posted_tlv_v *)tag_buf;
  1697. uint8_t i;
  1698. uint16_t index = 0;
  1699. uint32_t tag_len = (HTT_STATS_TLV_LENGTH_GET(*tag_buf) >> 2);
  1700. char *sched_cmd_posted = qdf_mem_malloc(DP_MAX_STRING_LEN);
  1701. if (!sched_cmd_posted) {
  1702. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1703. FL("Output buffer not allocated"));
  1704. return;
  1705. }
  1706. tag_len = qdf_min(tag_len, (uint32_t)HTT_TX_PDEV_SCHED_TX_MODE_MAX);
  1707. DP_PRINT_STATS("HTT_SCHED_TXQ_CMD_POSTED_TLV_V:");
  1708. for (i = 0; i < tag_len; i++) {
  1709. index += qdf_snprint(&sched_cmd_posted[index],
  1710. DP_MAX_STRING_LEN - index,
  1711. " %u:%u,", i,
  1712. dp_stats_buf->sched_cmd_posted[i]);
  1713. }
  1714. DP_PRINT_STATS("sched_cmd_posted = %s\n", sched_cmd_posted);
  1715. qdf_mem_free(sched_cmd_posted);
  1716. }
  1717. /*
  1718. * dp_print_sched_txq_cmd_reaped_tlv_v: display htt_sched_txq_cmd_reaped_tlv_v
  1719. * @tag_buf: buffer containing the tlv htt_sched_txq_cmd_reaped_tlv_v
  1720. *
  1721. * return:void
  1722. */
  1723. static inline void dp_print_sched_txq_cmd_reaped_tlv_v(uint32_t *tag_buf)
  1724. {
  1725. htt_sched_txq_cmd_reaped_tlv_v *dp_stats_buf =
  1726. (htt_sched_txq_cmd_reaped_tlv_v *)tag_buf;
  1727. uint8_t i;
  1728. uint16_t index = 0;
  1729. uint32_t tag_len = (HTT_STATS_TLV_LENGTH_GET(*tag_buf) >> 2);
  1730. char *sched_cmd_reaped = qdf_mem_malloc(DP_MAX_STRING_LEN);
  1731. if (!sched_cmd_reaped) {
  1732. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1733. FL("Output buffer not allocated"));
  1734. return;
  1735. }
  1736. tag_len = qdf_min(tag_len, (uint32_t)HTT_TX_PDEV_SCHED_TX_MODE_MAX);
  1737. DP_PRINT_STATS("HTT_SCHED_TXQ_CMD_REAPED_TLV_V:");
  1738. for (i = 0; i < tag_len; i++) {
  1739. index += qdf_snprint(&sched_cmd_reaped[index],
  1740. DP_MAX_STRING_LEN - index,
  1741. " %u:%u,", i,
  1742. dp_stats_buf->sched_cmd_reaped[i]);
  1743. }
  1744. DP_PRINT_STATS("sched_cmd_reaped = %s\n", sched_cmd_reaped);
  1745. qdf_mem_free(sched_cmd_reaped);
  1746. }
  1747. /*
  1748. * dp_print_tx_pdev_stats_sched_per_txq_tlv: display
  1749. * htt_tx_pdev_stats_sched_per_txq_tlv
  1750. * @tag_buf: buffer containing the tlv htt_tx_pdev_stats_sched_per_txq_tlv
  1751. *
  1752. * return:void
  1753. */
  1754. static inline void dp_print_tx_pdev_stats_sched_per_txq_tlv(uint32_t *tag_buf)
  1755. {
  1756. htt_tx_pdev_stats_sched_per_txq_tlv *dp_stats_buf =
  1757. (htt_tx_pdev_stats_sched_per_txq_tlv *)tag_buf;
  1758. DP_PRINT_STATS("HTT_TX_PDEV_STATS_SCHED_PER_TXQ_TLV:");
  1759. DP_PRINT_STATS("mac_id__txq_id__word = %u",
  1760. dp_stats_buf->mac_id__txq_id__word);
  1761. DP_PRINT_STATS("sched_policy = %u",
  1762. dp_stats_buf->sched_policy);
  1763. DP_PRINT_STATS("last_sched_cmd_posted_timestamp = %u",
  1764. dp_stats_buf->last_sched_cmd_posted_timestamp);
  1765. DP_PRINT_STATS("last_sched_cmd_compl_timestamp = %u",
  1766. dp_stats_buf->last_sched_cmd_compl_timestamp);
  1767. DP_PRINT_STATS("sched_2_tac_lwm_count = %u",
  1768. dp_stats_buf->sched_2_tac_lwm_count);
  1769. DP_PRINT_STATS("sched_2_tac_ring_full = %u",
  1770. dp_stats_buf->sched_2_tac_ring_full);
  1771. DP_PRINT_STATS("sched_cmd_post_failure = %u",
  1772. dp_stats_buf->sched_cmd_post_failure);
  1773. DP_PRINT_STATS("num_active_tids = %u",
  1774. dp_stats_buf->num_active_tids);
  1775. DP_PRINT_STATS("num_ps_schedules = %u",
  1776. dp_stats_buf->num_ps_schedules);
  1777. DP_PRINT_STATS("sched_cmds_pending = %u",
  1778. dp_stats_buf->sched_cmds_pending);
  1779. DP_PRINT_STATS("num_tid_register = %u",
  1780. dp_stats_buf->num_tid_register);
  1781. DP_PRINT_STATS("num_tid_unregister = %u",
  1782. dp_stats_buf->num_tid_unregister);
  1783. DP_PRINT_STATS("num_qstats_queried = %u",
  1784. dp_stats_buf->num_qstats_queried);
  1785. DP_PRINT_STATS("qstats_update_pending = %u",
  1786. dp_stats_buf->qstats_update_pending);
  1787. DP_PRINT_STATS("last_qstats_query_timestamp = %u",
  1788. dp_stats_buf->last_qstats_query_timestamp);
  1789. DP_PRINT_STATS("num_tqm_cmdq_full = %u",
  1790. dp_stats_buf->num_tqm_cmdq_full);
  1791. DP_PRINT_STATS("num_de_sched_algo_trigger = %u",
  1792. dp_stats_buf->num_de_sched_algo_trigger);
  1793. DP_PRINT_STATS("num_rt_sched_algo_trigger = %u",
  1794. dp_stats_buf->num_rt_sched_algo_trigger);
  1795. DP_PRINT_STATS("num_tqm_sched_algo_trigger = %u",
  1796. dp_stats_buf->num_tqm_sched_algo_trigger);
  1797. DP_PRINT_STATS("notify_sched = %u\n",
  1798. dp_stats_buf->notify_sched);
  1799. }
  1800. /*
  1801. * dp_print_stats_tx_sched_cmn_tlv: display htt_stats_tx_sched_cmn_tlv
  1802. * @tag_buf: buffer containing the tlv htt_stats_tx_sched_cmn_tlv
  1803. *
  1804. * return:void
  1805. */
  1806. static inline void dp_print_stats_tx_sched_cmn_tlv(uint32_t *tag_buf)
  1807. {
  1808. htt_stats_tx_sched_cmn_tlv *dp_stats_buf =
  1809. (htt_stats_tx_sched_cmn_tlv *)tag_buf;
  1810. DP_PRINT_STATS("HTT_STATS_TX_SCHED_CMN_TLV:");
  1811. DP_PRINT_STATS("mac_id__word = %u",
  1812. dp_stats_buf->mac_id__word);
  1813. DP_PRINT_STATS("current_timestamp = %u\n",
  1814. dp_stats_buf->current_timestamp);
  1815. }
  1816. /*
  1817. * dp_print_tx_tqm_gen_mpdu_stats_tlv_v: display htt_tx_tqm_gen_mpdu_stats_tlv_v
  1818. * @tag_buf: buffer containing the tlv htt_tx_tqm_gen_mpdu_stats_tlv_v
  1819. *
  1820. * return:void
  1821. */
  1822. static inline void dp_print_tx_tqm_gen_mpdu_stats_tlv_v(uint32_t *tag_buf)
  1823. {
  1824. htt_tx_tqm_gen_mpdu_stats_tlv_v *dp_stats_buf =
  1825. (htt_tx_tqm_gen_mpdu_stats_tlv_v *)tag_buf;
  1826. uint8_t i;
  1827. uint16_t index = 0;
  1828. uint32_t tag_len = (HTT_STATS_TLV_LENGTH_GET(*tag_buf) >> 2);
  1829. char *gen_mpdu_end_reason = qdf_mem_malloc(DP_MAX_STRING_LEN);
  1830. if (!gen_mpdu_end_reason) {
  1831. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1832. FL("Output buffer not allocated"));
  1833. return;
  1834. }
  1835. tag_len = qdf_min(tag_len,
  1836. (uint32_t)HTT_TX_TQM_MAX_GEN_MPDU_END_REASON);
  1837. DP_PRINT_STATS("HTT_TX_TQM_GEN_MPDU_STATS_TLV_V:");
  1838. for (i = 0; i < tag_len; i++) {
  1839. index += qdf_snprint(&gen_mpdu_end_reason[index],
  1840. DP_MAX_STRING_LEN - index,
  1841. " %u:%u,", i,
  1842. dp_stats_buf->gen_mpdu_end_reason[i]);
  1843. }
  1844. DP_PRINT_STATS("gen_mpdu_end_reason = %s\n", gen_mpdu_end_reason);
  1845. qdf_mem_free(gen_mpdu_end_reason);
  1846. }
  1847. /*
  1848. * dp_print_tx_tqm_list_mpdu_stats_tlv_v: display htt_tx_tqm_list_mpdu_stats_tlv
  1849. * @tag_buf: buffer containing the tlv htt_tx_tqm_list_mpdu_stats_tlv_v
  1850. *
  1851. * return:void
  1852. */
  1853. static inline void dp_print_tx_tqm_list_mpdu_stats_tlv_v(uint32_t *tag_buf)
  1854. {
  1855. htt_tx_tqm_list_mpdu_stats_tlv_v *dp_stats_buf =
  1856. (htt_tx_tqm_list_mpdu_stats_tlv_v *)tag_buf;
  1857. uint8_t i;
  1858. uint16_t index = 0;
  1859. uint32_t tag_len = (HTT_STATS_TLV_LENGTH_GET(*tag_buf) >> 2);
  1860. char *list_mpdu_end_reason = qdf_mem_malloc(DP_MAX_STRING_LEN);
  1861. if (!list_mpdu_end_reason) {
  1862. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1863. FL("Output buffer not allocated"));
  1864. return;
  1865. }
  1866. tag_len = qdf_min(tag_len,
  1867. (uint32_t)HTT_TX_TQM_MAX_LIST_MPDU_END_REASON);
  1868. DP_PRINT_STATS("HTT_TX_TQM_LIST_MPDU_STATS_TLV_V:");
  1869. for (i = 0; i < tag_len; i++) {
  1870. index += qdf_snprint(&list_mpdu_end_reason[index],
  1871. DP_MAX_STRING_LEN - index,
  1872. " %u:%u,", i,
  1873. dp_stats_buf->list_mpdu_end_reason[i]);
  1874. }
  1875. DP_PRINT_STATS("list_mpdu_end_reason = %s\n",
  1876. list_mpdu_end_reason);
  1877. qdf_mem_free(list_mpdu_end_reason);
  1878. }
  1879. /*
  1880. * dp_print_tx_tqm_list_mpdu_cnt_tlv_v: display htt_tx_tqm_list_mpdu_cnt_tlv_v
  1881. * @tag_buf: buffer containing the tlv htt_tx_tqm_list_mpdu_cnt_tlv_v
  1882. *
  1883. * return:void
  1884. */
  1885. static inline void dp_print_tx_tqm_list_mpdu_cnt_tlv_v(uint32_t *tag_buf)
  1886. {
  1887. htt_tx_tqm_list_mpdu_cnt_tlv_v *dp_stats_buf =
  1888. (htt_tx_tqm_list_mpdu_cnt_tlv_v *)tag_buf;
  1889. uint8_t i;
  1890. uint16_t index = 0;
  1891. uint32_t tag_len = (HTT_STATS_TLV_LENGTH_GET(*tag_buf) >> 2);
  1892. char *list_mpdu_cnt_hist = qdf_mem_malloc(DP_MAX_STRING_LEN);
  1893. if (!list_mpdu_cnt_hist) {
  1894. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1895. FL("Output buffer not allocated"));
  1896. return;
  1897. }
  1898. tag_len = qdf_min(tag_len,
  1899. (uint32_t)HTT_TX_TQM_MAX_LIST_MPDU_CNT_HISTOGRAM_BINS);
  1900. DP_PRINT_STATS("HTT_TX_TQM_LIST_MPDU_CNT_TLV_V:");
  1901. for (i = 0; i < tag_len; i++) {
  1902. index += qdf_snprint(&list_mpdu_cnt_hist[index],
  1903. DP_MAX_STRING_LEN - index,
  1904. " %u:%u,", i,
  1905. dp_stats_buf->list_mpdu_cnt_hist[i]);
  1906. }
  1907. DP_PRINT_STATS("list_mpdu_cnt_hist = %s\n", list_mpdu_cnt_hist);
  1908. qdf_mem_free(list_mpdu_cnt_hist);
  1909. }
  1910. /*
  1911. * dp_print_tx_tqm_pdev_stats_tlv_v: display htt_tx_tqm_pdev_stats_tlv_v
  1912. * @tag_buf: buffer containing the tlv htt_tx_tqm_pdev_stats_tlv_v
  1913. *
  1914. * return:void
  1915. */
  1916. static inline void dp_print_tx_tqm_pdev_stats_tlv_v(uint32_t *tag_buf)
  1917. {
  1918. htt_tx_tqm_pdev_stats_tlv_v *dp_stats_buf =
  1919. (htt_tx_tqm_pdev_stats_tlv_v *)tag_buf;
  1920. DP_PRINT_STATS("HTT_TX_TQM_PDEV_STATS_TLV_V:");
  1921. DP_PRINT_STATS("msdu_count = %u",
  1922. dp_stats_buf->msdu_count);
  1923. DP_PRINT_STATS("mpdu_count = %u",
  1924. dp_stats_buf->mpdu_count);
  1925. DP_PRINT_STATS("remove_msdu = %u",
  1926. dp_stats_buf->remove_msdu);
  1927. DP_PRINT_STATS("remove_mpdu = %u",
  1928. dp_stats_buf->remove_mpdu);
  1929. DP_PRINT_STATS("remove_msdu_ttl = %u",
  1930. dp_stats_buf->remove_msdu_ttl);
  1931. DP_PRINT_STATS("send_bar = %u",
  1932. dp_stats_buf->send_bar);
  1933. DP_PRINT_STATS("bar_sync = %u",
  1934. dp_stats_buf->bar_sync);
  1935. DP_PRINT_STATS("notify_mpdu = %u",
  1936. dp_stats_buf->notify_mpdu);
  1937. DP_PRINT_STATS("sync_cmd = %u",
  1938. dp_stats_buf->sync_cmd);
  1939. DP_PRINT_STATS("write_cmd = %u",
  1940. dp_stats_buf->write_cmd);
  1941. DP_PRINT_STATS("hwsch_trigger = %u",
  1942. dp_stats_buf->hwsch_trigger);
  1943. DP_PRINT_STATS("ack_tlv_proc = %u",
  1944. dp_stats_buf->ack_tlv_proc);
  1945. DP_PRINT_STATS("gen_mpdu_cmd = %u",
  1946. dp_stats_buf->gen_mpdu_cmd);
  1947. DP_PRINT_STATS("gen_list_cmd = %u",
  1948. dp_stats_buf->gen_list_cmd);
  1949. DP_PRINT_STATS("remove_mpdu_cmd = %u",
  1950. dp_stats_buf->remove_mpdu_cmd);
  1951. DP_PRINT_STATS("remove_mpdu_tried_cmd = %u",
  1952. dp_stats_buf->remove_mpdu_tried_cmd);
  1953. DP_PRINT_STATS("mpdu_queue_stats_cmd = %u",
  1954. dp_stats_buf->mpdu_queue_stats_cmd);
  1955. DP_PRINT_STATS("mpdu_head_info_cmd = %u",
  1956. dp_stats_buf->mpdu_head_info_cmd);
  1957. DP_PRINT_STATS("msdu_flow_stats_cmd = %u",
  1958. dp_stats_buf->msdu_flow_stats_cmd);
  1959. DP_PRINT_STATS("remove_msdu_cmd = %u",
  1960. dp_stats_buf->remove_msdu_cmd);
  1961. DP_PRINT_STATS("remove_msdu_ttl_cmd = %u",
  1962. dp_stats_buf->remove_msdu_ttl_cmd);
  1963. DP_PRINT_STATS("flush_cache_cmd = %u",
  1964. dp_stats_buf->flush_cache_cmd);
  1965. DP_PRINT_STATS("update_mpduq_cmd = %u",
  1966. dp_stats_buf->update_mpduq_cmd);
  1967. DP_PRINT_STATS("enqueue = %u",
  1968. dp_stats_buf->enqueue);
  1969. DP_PRINT_STATS("enqueue_notify = %u",
  1970. dp_stats_buf->enqueue_notify);
  1971. DP_PRINT_STATS("notify_mpdu_at_head = %u",
  1972. dp_stats_buf->notify_mpdu_at_head);
  1973. DP_PRINT_STATS("notify_mpdu_state_valid = %u\n",
  1974. dp_stats_buf->notify_mpdu_state_valid);
  1975. }
  1976. /*
  1977. * dp_print_tx_tqm_cmn_stats_tlv: display htt_tx_tqm_cmn_stats_tlv
  1978. * @tag_buf: buffer containing the tlv htt_tx_tqm_cmn_stats_tlv
  1979. *
  1980. * return:void
  1981. */
  1982. static inline void dp_print_tx_tqm_cmn_stats_tlv(uint32_t *tag_buf)
  1983. {
  1984. htt_tx_tqm_cmn_stats_tlv *dp_stats_buf =
  1985. (htt_tx_tqm_cmn_stats_tlv *)tag_buf;
  1986. DP_PRINT_STATS("HTT_TX_TQM_CMN_STATS_TLV:");
  1987. DP_PRINT_STATS("mac_id__word = %u",
  1988. dp_stats_buf->mac_id__word);
  1989. DP_PRINT_STATS("max_cmdq_id = %u",
  1990. dp_stats_buf->max_cmdq_id);
  1991. DP_PRINT_STATS("list_mpdu_cnt_hist_intvl = %u",
  1992. dp_stats_buf->list_mpdu_cnt_hist_intvl);
  1993. DP_PRINT_STATS("add_msdu = %u",
  1994. dp_stats_buf->add_msdu);
  1995. DP_PRINT_STATS("q_empty = %u",
  1996. dp_stats_buf->q_empty);
  1997. DP_PRINT_STATS("q_not_empty = %u",
  1998. dp_stats_buf->q_not_empty);
  1999. DP_PRINT_STATS("drop_notification = %u",
  2000. dp_stats_buf->drop_notification);
  2001. DP_PRINT_STATS("desc_threshold = %u\n",
  2002. dp_stats_buf->desc_threshold);
  2003. }
  2004. /*
  2005. * dp_print_tx_tqm_error_stats_tlv: display htt_tx_tqm_error_stats_tlv
  2006. * @tag_buf: buffer containing the tlv htt_tx_tqm_error_stats_tlv
  2007. *
  2008. * return:void
  2009. */
  2010. static inline void dp_print_tx_tqm_error_stats_tlv(uint32_t *tag_buf)
  2011. {
  2012. htt_tx_tqm_error_stats_tlv *dp_stats_buf =
  2013. (htt_tx_tqm_error_stats_tlv *)tag_buf;
  2014. DP_PRINT_STATS("HTT_TX_TQM_ERROR_STATS_TLV:");
  2015. DP_PRINT_STATS("q_empty_failure = %u",
  2016. dp_stats_buf->q_empty_failure);
  2017. DP_PRINT_STATS("q_not_empty_failure = %u",
  2018. dp_stats_buf->q_not_empty_failure);
  2019. DP_PRINT_STATS("add_msdu_failure = %u\n",
  2020. dp_stats_buf->add_msdu_failure);
  2021. }
  2022. /*
  2023. * dp_print_tx_tqm_cmdq_status_tlv: display htt_tx_tqm_cmdq_status_tlv
  2024. * @tag_buf: buffer containing the tlv htt_tx_tqm_cmdq_status_tlv
  2025. *
  2026. * return:void
  2027. */
  2028. static inline void dp_print_tx_tqm_cmdq_status_tlv(uint32_t *tag_buf)
  2029. {
  2030. htt_tx_tqm_cmdq_status_tlv *dp_stats_buf =
  2031. (htt_tx_tqm_cmdq_status_tlv *)tag_buf;
  2032. DP_PRINT_STATS("HTT_TX_TQM_CMDQ_STATUS_TLV:");
  2033. DP_PRINT_STATS("mac_id__cmdq_id__word = %u",
  2034. dp_stats_buf->mac_id__cmdq_id__word);
  2035. DP_PRINT_STATS("sync_cmd = %u",
  2036. dp_stats_buf->sync_cmd);
  2037. DP_PRINT_STATS("write_cmd = %u",
  2038. dp_stats_buf->write_cmd);
  2039. DP_PRINT_STATS("gen_mpdu_cmd = %u",
  2040. dp_stats_buf->gen_mpdu_cmd);
  2041. DP_PRINT_STATS("mpdu_queue_stats_cmd = %u",
  2042. dp_stats_buf->mpdu_queue_stats_cmd);
  2043. DP_PRINT_STATS("mpdu_head_info_cmd = %u",
  2044. dp_stats_buf->mpdu_head_info_cmd);
  2045. DP_PRINT_STATS("msdu_flow_stats_cmd = %u",
  2046. dp_stats_buf->msdu_flow_stats_cmd);
  2047. DP_PRINT_STATS("remove_mpdu_cmd = %u",
  2048. dp_stats_buf->remove_mpdu_cmd);
  2049. DP_PRINT_STATS("remove_msdu_cmd = %u",
  2050. dp_stats_buf->remove_msdu_cmd);
  2051. DP_PRINT_STATS("flush_cache_cmd = %u",
  2052. dp_stats_buf->flush_cache_cmd);
  2053. DP_PRINT_STATS("update_mpduq_cmd = %u",
  2054. dp_stats_buf->update_mpduq_cmd);
  2055. DP_PRINT_STATS("update_msduq_cmd = %u\n",
  2056. dp_stats_buf->update_msduq_cmd);
  2057. }
  2058. /*
  2059. * dp_print_tx_de_eapol_packets_stats_tlv: display htt_tx_de_eapol_packets_stats
  2060. * @tag_buf: buffer containing the tlv htt_tx_de_eapol_packets_stats_tlv
  2061. *
  2062. * return:void
  2063. */
  2064. static inline void dp_print_tx_de_eapol_packets_stats_tlv(uint32_t *tag_buf)
  2065. {
  2066. htt_tx_de_eapol_packets_stats_tlv *dp_stats_buf =
  2067. (htt_tx_de_eapol_packets_stats_tlv *)tag_buf;
  2068. DP_PRINT_STATS("HTT_TX_DE_EAPOL_PACKETS_STATS_TLV:");
  2069. DP_PRINT_STATS("m1_packets = %u",
  2070. dp_stats_buf->m1_packets);
  2071. DP_PRINT_STATS("m2_packets = %u",
  2072. dp_stats_buf->m2_packets);
  2073. DP_PRINT_STATS("m3_packets = %u",
  2074. dp_stats_buf->m3_packets);
  2075. DP_PRINT_STATS("m4_packets = %u",
  2076. dp_stats_buf->m4_packets);
  2077. DP_PRINT_STATS("g1_packets = %u",
  2078. dp_stats_buf->g1_packets);
  2079. DP_PRINT_STATS("g2_packets = %u\n",
  2080. dp_stats_buf->g2_packets);
  2081. }
  2082. /*
  2083. * dp_print_tx_de_classify_failed_stats_tlv: display
  2084. * htt_tx_de_classify_failed_stats_tlv
  2085. * @tag_buf: buffer containing the tlv htt_tx_de_classify_failed_stats_tlv
  2086. *
  2087. * return:void
  2088. */
  2089. static inline void dp_print_tx_de_classify_failed_stats_tlv(uint32_t *tag_buf)
  2090. {
  2091. htt_tx_de_classify_failed_stats_tlv *dp_stats_buf =
  2092. (htt_tx_de_classify_failed_stats_tlv *)tag_buf;
  2093. DP_PRINT_STATS("HTT_TX_DE_CLASSIFY_FAILED_STATS_TLV:");
  2094. DP_PRINT_STATS("ap_bss_peer_not_found = %u",
  2095. dp_stats_buf->ap_bss_peer_not_found);
  2096. DP_PRINT_STATS("ap_bcast_mcast_no_peer = %u",
  2097. dp_stats_buf->ap_bcast_mcast_no_peer);
  2098. DP_PRINT_STATS("sta_delete_in_progress = %u",
  2099. dp_stats_buf->sta_delete_in_progress);
  2100. DP_PRINT_STATS("ibss_no_bss_peer = %u",
  2101. dp_stats_buf->ibss_no_bss_peer);
  2102. DP_PRINT_STATS("invaild_vdev_type = %u",
  2103. dp_stats_buf->invaild_vdev_type);
  2104. DP_PRINT_STATS("invalid_ast_peer_entry = %u",
  2105. dp_stats_buf->invalid_ast_peer_entry);
  2106. DP_PRINT_STATS("peer_entry_invalid = %u",
  2107. dp_stats_buf->peer_entry_invalid);
  2108. DP_PRINT_STATS("ethertype_not_ip = %u",
  2109. dp_stats_buf->ethertype_not_ip);
  2110. DP_PRINT_STATS("eapol_lookup_failed = %u",
  2111. dp_stats_buf->eapol_lookup_failed);
  2112. DP_PRINT_STATS("qpeer_not_allow_data = %u",
  2113. dp_stats_buf->qpeer_not_allow_data);
  2114. DP_PRINT_STATS("fse_tid_override = %u\n",
  2115. dp_stats_buf->fse_tid_override);
  2116. }
  2117. /*
  2118. * dp_print_tx_de_classify_stats_tlv: display htt_tx_de_classify_stats_tlv
  2119. * @tag_buf: buffer containing the tlv htt_tx_de_classify_stats_tlv
  2120. *
  2121. * return:void
  2122. */
  2123. static inline void dp_print_tx_de_classify_stats_tlv(uint32_t *tag_buf)
  2124. {
  2125. htt_tx_de_classify_stats_tlv *dp_stats_buf =
  2126. (htt_tx_de_classify_stats_tlv *)tag_buf;
  2127. DP_PRINT_STATS("HTT_TX_DE_CLASSIFY_STATS_TLV:");
  2128. DP_PRINT_STATS("arp_packets = %u",
  2129. dp_stats_buf->arp_packets);
  2130. DP_PRINT_STATS("igmp_packets = %u",
  2131. dp_stats_buf->igmp_packets);
  2132. DP_PRINT_STATS("dhcp_packets = %u",
  2133. dp_stats_buf->dhcp_packets);
  2134. DP_PRINT_STATS("host_inspected = %u",
  2135. dp_stats_buf->host_inspected);
  2136. DP_PRINT_STATS("htt_included = %u",
  2137. dp_stats_buf->htt_included);
  2138. DP_PRINT_STATS("htt_valid_mcs = %u",
  2139. dp_stats_buf->htt_valid_mcs);
  2140. DP_PRINT_STATS("htt_valid_nss = %u",
  2141. dp_stats_buf->htt_valid_nss);
  2142. DP_PRINT_STATS("htt_valid_preamble_type = %u",
  2143. dp_stats_buf->htt_valid_preamble_type);
  2144. DP_PRINT_STATS("htt_valid_chainmask = %u",
  2145. dp_stats_buf->htt_valid_chainmask);
  2146. DP_PRINT_STATS("htt_valid_guard_interval = %u",
  2147. dp_stats_buf->htt_valid_guard_interval);
  2148. DP_PRINT_STATS("htt_valid_retries = %u",
  2149. dp_stats_buf->htt_valid_retries);
  2150. DP_PRINT_STATS("htt_valid_bw_info = %u",
  2151. dp_stats_buf->htt_valid_bw_info);
  2152. DP_PRINT_STATS("htt_valid_power = %u",
  2153. dp_stats_buf->htt_valid_power);
  2154. DP_PRINT_STATS("htt_valid_key_flags = %u",
  2155. dp_stats_buf->htt_valid_key_flags);
  2156. DP_PRINT_STATS("htt_valid_no_encryption = %u",
  2157. dp_stats_buf->htt_valid_no_encryption);
  2158. DP_PRINT_STATS("fse_entry_count = %u",
  2159. dp_stats_buf->fse_entry_count);
  2160. DP_PRINT_STATS("fse_priority_be = %u",
  2161. dp_stats_buf->fse_priority_be);
  2162. DP_PRINT_STATS("fse_priority_high = %u",
  2163. dp_stats_buf->fse_priority_high);
  2164. DP_PRINT_STATS("fse_priority_low = %u",
  2165. dp_stats_buf->fse_priority_low);
  2166. DP_PRINT_STATS("fse_traffic_ptrn_be = %u",
  2167. dp_stats_buf->fse_traffic_ptrn_be);
  2168. DP_PRINT_STATS("fse_traffic_ptrn_over_sub = %u",
  2169. dp_stats_buf->fse_traffic_ptrn_over_sub);
  2170. DP_PRINT_STATS("fse_traffic_ptrn_bursty = %u",
  2171. dp_stats_buf->fse_traffic_ptrn_bursty);
  2172. DP_PRINT_STATS("fse_traffic_ptrn_interactive = %u",
  2173. dp_stats_buf->fse_traffic_ptrn_interactive);
  2174. DP_PRINT_STATS("fse_traffic_ptrn_periodic = %u",
  2175. dp_stats_buf->fse_traffic_ptrn_periodic);
  2176. DP_PRINT_STATS("fse_hwqueue_alloc = %u",
  2177. dp_stats_buf->fse_hwqueue_alloc);
  2178. DP_PRINT_STATS("fse_hwqueue_created = %u",
  2179. dp_stats_buf->fse_hwqueue_created);
  2180. DP_PRINT_STATS("fse_hwqueue_send_to_host = %u",
  2181. dp_stats_buf->fse_hwqueue_send_to_host);
  2182. DP_PRINT_STATS("mcast_entry = %u",
  2183. dp_stats_buf->mcast_entry);
  2184. DP_PRINT_STATS("bcast_entry = %u\n",
  2185. dp_stats_buf->bcast_entry);
  2186. }
  2187. /*
  2188. * dp_print_tx_de_classify_status_stats_tlv: display
  2189. * htt_tx_de_classify_status_stats_tlv
  2190. * @tag_buf: buffer containing the tlv htt_tx_de_classify_status_stats_tlv
  2191. *
  2192. * return:void
  2193. */
  2194. static inline void dp_print_tx_de_classify_status_stats_tlv(uint32_t *tag_buf)
  2195. {
  2196. htt_tx_de_classify_status_stats_tlv *dp_stats_buf =
  2197. (htt_tx_de_classify_status_stats_tlv *)tag_buf;
  2198. DP_PRINT_STATS("HTT_TX_DE_CLASSIFY_STATUS_STATS_TLV:");
  2199. DP_PRINT_STATS("eok = %u",
  2200. dp_stats_buf->eok);
  2201. DP_PRINT_STATS("classify_done = %u",
  2202. dp_stats_buf->classify_done);
  2203. DP_PRINT_STATS("lookup_failed = %u",
  2204. dp_stats_buf->lookup_failed);
  2205. DP_PRINT_STATS("send_host_dhcp = %u",
  2206. dp_stats_buf->send_host_dhcp);
  2207. DP_PRINT_STATS("send_host_mcast = %u",
  2208. dp_stats_buf->send_host_mcast);
  2209. DP_PRINT_STATS("send_host_unknown_dest = %u",
  2210. dp_stats_buf->send_host_unknown_dest);
  2211. DP_PRINT_STATS("send_host = %u",
  2212. dp_stats_buf->send_host);
  2213. DP_PRINT_STATS("status_invalid = %u\n",
  2214. dp_stats_buf->status_invalid);
  2215. }
  2216. /*
  2217. * dp_print_tx_de_enqueue_packets_stats_tlv: display
  2218. * htt_tx_de_enqueue_packets_stats_tlv
  2219. * @tag_buf: buffer containing the tlv htt_tx_de_enqueue_packets_stats_tlv
  2220. *
  2221. * return:void
  2222. */
  2223. static inline void dp_print_tx_de_enqueue_packets_stats_tlv(uint32_t *tag_buf)
  2224. {
  2225. htt_tx_de_enqueue_packets_stats_tlv *dp_stats_buf =
  2226. (htt_tx_de_enqueue_packets_stats_tlv *)tag_buf;
  2227. DP_PRINT_STATS("HTT_TX_DE_ENQUEUE_PACKETS_STATS_TLV:");
  2228. DP_PRINT_STATS("enqueued_pkts = %u",
  2229. dp_stats_buf->enqueued_pkts);
  2230. DP_PRINT_STATS("to_tqm = %u",
  2231. dp_stats_buf->to_tqm);
  2232. DP_PRINT_STATS("to_tqm_bypass = %u\n",
  2233. dp_stats_buf->to_tqm_bypass);
  2234. }
  2235. /*
  2236. * dp_print_tx_de_enqueue_discard_stats_tlv: display
  2237. * htt_tx_de_enqueue_discard_stats_tlv
  2238. * @tag_buf: buffer containing the tlv htt_tx_de_enqueue_discard_stats_tlv
  2239. *
  2240. * return:void
  2241. */
  2242. static inline void dp_print_tx_de_enqueue_discard_stats_tlv(uint32_t *tag_buf)
  2243. {
  2244. htt_tx_de_enqueue_discard_stats_tlv *dp_stats_buf =
  2245. (htt_tx_de_enqueue_discard_stats_tlv *)tag_buf;
  2246. DP_PRINT_STATS("HTT_TX_DE_ENQUEUE_DISCARD_STATS_TLV:");
  2247. DP_PRINT_STATS("discarded_pkts = %u",
  2248. dp_stats_buf->discarded_pkts);
  2249. DP_PRINT_STATS("local_frames = %u",
  2250. dp_stats_buf->local_frames);
  2251. DP_PRINT_STATS("is_ext_msdu = %u\n",
  2252. dp_stats_buf->is_ext_msdu);
  2253. }
  2254. /*
  2255. * dp_print_tx_de_compl_stats_tlv: display htt_tx_de_compl_stats_tlv
  2256. * @tag_buf: buffer containing the tlv htt_tx_de_compl_stats_tlv
  2257. *
  2258. * return:void
  2259. */
  2260. static inline void dp_print_tx_de_compl_stats_tlv(uint32_t *tag_buf)
  2261. {
  2262. htt_tx_de_compl_stats_tlv *dp_stats_buf =
  2263. (htt_tx_de_compl_stats_tlv *)tag_buf;
  2264. DP_PRINT_STATS("HTT_TX_DE_COMPL_STATS_TLV:");
  2265. DP_PRINT_STATS("tcl_dummy_frame = %u",
  2266. dp_stats_buf->tcl_dummy_frame);
  2267. DP_PRINT_STATS("tqm_dummy_frame = %u",
  2268. dp_stats_buf->tqm_dummy_frame);
  2269. DP_PRINT_STATS("tqm_notify_frame = %u",
  2270. dp_stats_buf->tqm_notify_frame);
  2271. DP_PRINT_STATS("fw2wbm_enq = %u",
  2272. dp_stats_buf->fw2wbm_enq);
  2273. DP_PRINT_STATS("tqm_bypass_frame = %u\n",
  2274. dp_stats_buf->tqm_bypass_frame);
  2275. }
  2276. /*
  2277. * dp_print_tx_de_cmn_stats_tlv: display htt_tx_de_cmn_stats_tlv
  2278. * @tag_buf: buffer containing the tlv htt_tx_de_cmn_stats_tlv
  2279. *
  2280. * return:void
  2281. */
  2282. static inline void dp_print_tx_de_cmn_stats_tlv(uint32_t *tag_buf)
  2283. {
  2284. htt_tx_de_cmn_stats_tlv *dp_stats_buf =
  2285. (htt_tx_de_cmn_stats_tlv *)tag_buf;
  2286. DP_PRINT_STATS("HTT_TX_DE_CMN_STATS_TLV:");
  2287. DP_PRINT_STATS("mac_id__word = %u",
  2288. dp_stats_buf->mac_id__word);
  2289. DP_PRINT_STATS("tcl2fw_entry_count = %u",
  2290. dp_stats_buf->tcl2fw_entry_count);
  2291. DP_PRINT_STATS("not_to_fw = %u",
  2292. dp_stats_buf->not_to_fw);
  2293. DP_PRINT_STATS("invalid_pdev_vdev_peer = %u",
  2294. dp_stats_buf->invalid_pdev_vdev_peer);
  2295. DP_PRINT_STATS("tcl_res_invalid_addrx = %u",
  2296. dp_stats_buf->tcl_res_invalid_addrx);
  2297. DP_PRINT_STATS("wbm2fw_entry_count = %u",
  2298. dp_stats_buf->wbm2fw_entry_count);
  2299. DP_PRINT_STATS("invalid_pdev = %u\n",
  2300. dp_stats_buf->invalid_pdev);
  2301. }
  2302. /*
  2303. * dp_print_ring_if_stats_tlv: display htt_ring_if_stats_tlv
  2304. * @tag_buf: buffer containing the tlv htt_ring_if_stats_tlv
  2305. *
  2306. * return:void
  2307. */
  2308. static inline void dp_print_ring_if_stats_tlv(uint32_t *tag_buf)
  2309. {
  2310. htt_ring_if_stats_tlv *dp_stats_buf =
  2311. (htt_ring_if_stats_tlv *)tag_buf;
  2312. uint8_t i;
  2313. uint16_t index = 0;
  2314. char *wm_hit_count = qdf_mem_malloc(DP_MAX_STRING_LEN);
  2315. if (!wm_hit_count) {
  2316. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2317. FL("Output buffer not allocated"));
  2318. return;
  2319. }
  2320. DP_PRINT_STATS("HTT_RING_IF_STATS_TLV:");
  2321. DP_PRINT_STATS("base_addr = %u",
  2322. dp_stats_buf->base_addr);
  2323. DP_PRINT_STATS("elem_size = %u",
  2324. dp_stats_buf->elem_size);
  2325. DP_PRINT_STATS("num_elems__prefetch_tail_idx = %u",
  2326. dp_stats_buf->num_elems__prefetch_tail_idx);
  2327. DP_PRINT_STATS("head_idx__tail_idx = %u",
  2328. dp_stats_buf->head_idx__tail_idx);
  2329. DP_PRINT_STATS("shadow_head_idx__shadow_tail_idx = %u",
  2330. dp_stats_buf->shadow_head_idx__shadow_tail_idx);
  2331. DP_PRINT_STATS("num_tail_incr = %u",
  2332. dp_stats_buf->num_tail_incr);
  2333. DP_PRINT_STATS("lwm_thresh__hwm_thresh = %u",
  2334. dp_stats_buf->lwm_thresh__hwm_thresh);
  2335. DP_PRINT_STATS("overrun_hit_count = %u",
  2336. dp_stats_buf->overrun_hit_count);
  2337. DP_PRINT_STATS("underrun_hit_count = %u",
  2338. dp_stats_buf->underrun_hit_count);
  2339. DP_PRINT_STATS("prod_blockwait_count = %u",
  2340. dp_stats_buf->prod_blockwait_count);
  2341. DP_PRINT_STATS("cons_blockwait_count = %u",
  2342. dp_stats_buf->cons_blockwait_count);
  2343. for (i = 0; i < DP_HTT_LOW_WM_HIT_COUNT_LEN; i++) {
  2344. index += qdf_snprint(&wm_hit_count[index],
  2345. DP_MAX_STRING_LEN - index,
  2346. " %u:%u,", i,
  2347. dp_stats_buf->low_wm_hit_count[i]);
  2348. }
  2349. DP_PRINT_STATS("low_wm_hit_count = %s ", wm_hit_count);
  2350. qdf_mem_zero(wm_hit_count, DP_MAX_STRING_LEN);
  2351. index = 0;
  2352. for (i = 0; i < DP_HTT_HIGH_WM_HIT_COUNT_LEN; i++) {
  2353. index += qdf_snprint(&wm_hit_count[index],
  2354. DP_MAX_STRING_LEN - index,
  2355. " %u:%u,", i,
  2356. dp_stats_buf->high_wm_hit_count[i]);
  2357. }
  2358. DP_PRINT_STATS("high_wm_hit_count = %s\n", wm_hit_count);
  2359. }
  2360. /*
  2361. * dp_print_ring_if_cmn_tlv: display htt_ring_if_cmn_tlv
  2362. * @tag_buf: buffer containing the tlv htt_ring_if_cmn_tlv
  2363. *
  2364. * return:void
  2365. */
  2366. static inline void dp_print_ring_if_cmn_tlv(uint32_t *tag_buf)
  2367. {
  2368. htt_ring_if_cmn_tlv *dp_stats_buf =
  2369. (htt_ring_if_cmn_tlv *)tag_buf;
  2370. DP_PRINT_STATS("HTT_RING_IF_CMN_TLV:");
  2371. DP_PRINT_STATS("mac_id__word = %u",
  2372. dp_stats_buf->mac_id__word);
  2373. DP_PRINT_STATS("num_records = %u\n",
  2374. dp_stats_buf->num_records);
  2375. }
  2376. /*
  2377. * dp_print_sfm_client_user_tlv_v: display htt_sfm_client_user_tlv_v
  2378. * @tag_buf: buffer containing the tlv htt_sfm_client_user_tlv_v
  2379. *
  2380. * return:void
  2381. */
  2382. static inline void dp_print_sfm_client_user_tlv_v(uint32_t *tag_buf)
  2383. {
  2384. htt_sfm_client_user_tlv_v *dp_stats_buf =
  2385. (htt_sfm_client_user_tlv_v *)tag_buf;
  2386. uint8_t i;
  2387. uint16_t index = 0;
  2388. uint32_t tag_len = (HTT_STATS_TLV_LENGTH_GET(*tag_buf) >> 2);
  2389. char *dwords_used_by_user_n = qdf_mem_malloc(DP_MAX_STRING_LEN);
  2390. if (!dwords_used_by_user_n) {
  2391. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2392. FL("Output buffer not allocated"));
  2393. return;
  2394. }
  2395. DP_PRINT_STATS("HTT_SFM_CLIENT_USER_TLV_V:");
  2396. for (i = 0; i < tag_len; i++) {
  2397. index += qdf_snprint(&dwords_used_by_user_n[index],
  2398. DP_MAX_STRING_LEN - index,
  2399. " %u:%u,", i,
  2400. dp_stats_buf->dwords_used_by_user_n[i]);
  2401. }
  2402. DP_PRINT_STATS("dwords_used_by_user_n = %s\n",
  2403. dwords_used_by_user_n);
  2404. qdf_mem_free(dwords_used_by_user_n);
  2405. }
  2406. /*
  2407. * dp_print_sfm_client_tlv: display htt_sfm_client_tlv
  2408. * @tag_buf: buffer containing the tlv htt_sfm_client_tlv
  2409. *
  2410. * return:void
  2411. */
  2412. static inline void dp_print_sfm_client_tlv(uint32_t *tag_buf)
  2413. {
  2414. htt_sfm_client_tlv *dp_stats_buf =
  2415. (htt_sfm_client_tlv *)tag_buf;
  2416. DP_PRINT_STATS("HTT_SFM_CLIENT_TLV:");
  2417. DP_PRINT_STATS("client_id = %u",
  2418. dp_stats_buf->client_id);
  2419. DP_PRINT_STATS("buf_min = %u",
  2420. dp_stats_buf->buf_min);
  2421. DP_PRINT_STATS("buf_max = %u",
  2422. dp_stats_buf->buf_max);
  2423. DP_PRINT_STATS("buf_busy = %u",
  2424. dp_stats_buf->buf_busy);
  2425. DP_PRINT_STATS("buf_alloc = %u",
  2426. dp_stats_buf->buf_alloc);
  2427. DP_PRINT_STATS("buf_avail = %u",
  2428. dp_stats_buf->buf_avail);
  2429. DP_PRINT_STATS("num_users = %u\n",
  2430. dp_stats_buf->num_users);
  2431. }
  2432. /*
  2433. * dp_print_sfm_cmn_tlv: display htt_sfm_cmn_tlv
  2434. * @tag_buf: buffer containing the tlv htt_sfm_cmn_tlv
  2435. *
  2436. * return:void
  2437. */
  2438. static inline void dp_print_sfm_cmn_tlv(uint32_t *tag_buf)
  2439. {
  2440. htt_sfm_cmn_tlv *dp_stats_buf =
  2441. (htt_sfm_cmn_tlv *)tag_buf;
  2442. DP_PRINT_STATS("HTT_SFM_CMN_TLV:");
  2443. DP_PRINT_STATS("mac_id__word = %u",
  2444. dp_stats_buf->mac_id__word);
  2445. DP_PRINT_STATS("buf_total = %u",
  2446. dp_stats_buf->buf_total);
  2447. DP_PRINT_STATS("mem_empty = %u",
  2448. dp_stats_buf->mem_empty);
  2449. DP_PRINT_STATS("deallocate_bufs = %u",
  2450. dp_stats_buf->deallocate_bufs);
  2451. DP_PRINT_STATS("num_records = %u\n",
  2452. dp_stats_buf->num_records);
  2453. }
  2454. /*
  2455. * dp_print_sring_stats_tlv: display htt_sring_stats_tlv
  2456. * @tag_buf: buffer containing the tlv htt_sring_stats_tlv
  2457. *
  2458. * return:void
  2459. */
  2460. static inline void dp_print_sring_stats_tlv(uint32_t *tag_buf)
  2461. {
  2462. htt_sring_stats_tlv *dp_stats_buf =
  2463. (htt_sring_stats_tlv *)tag_buf;
  2464. DP_PRINT_STATS("HTT_SRING_STATS_TLV:");
  2465. DP_PRINT_STATS("mac_id__ring_id__arena__ep = %u",
  2466. dp_stats_buf->mac_id__ring_id__arena__ep);
  2467. DP_PRINT_STATS("base_addr_lsb = %u",
  2468. dp_stats_buf->base_addr_lsb);
  2469. DP_PRINT_STATS("base_addr_msb = %u",
  2470. dp_stats_buf->base_addr_msb);
  2471. DP_PRINT_STATS("ring_size = %u",
  2472. dp_stats_buf->ring_size);
  2473. DP_PRINT_STATS("elem_size = %u",
  2474. dp_stats_buf->elem_size);
  2475. DP_PRINT_STATS("num_avail_words__num_valid_words = %u",
  2476. dp_stats_buf->num_avail_words__num_valid_words);
  2477. DP_PRINT_STATS("head_ptr__tail_ptr = %u",
  2478. dp_stats_buf->head_ptr__tail_ptr);
  2479. DP_PRINT_STATS("consumer_empty__producer_full = %u",
  2480. dp_stats_buf->consumer_empty__producer_full);
  2481. DP_PRINT_STATS("prefetch_count__internal_tail_ptr = %u\n",
  2482. dp_stats_buf->prefetch_count__internal_tail_ptr);
  2483. }
  2484. /*
  2485. * dp_print_sring_cmn_tlv: display htt_sring_cmn_tlv
  2486. * @tag_buf: buffer containing the tlv htt_sring_cmn_tlv
  2487. *
  2488. * return:void
  2489. */
  2490. static inline void dp_print_sring_cmn_tlv(uint32_t *tag_buf)
  2491. {
  2492. htt_sring_cmn_tlv *dp_stats_buf =
  2493. (htt_sring_cmn_tlv *)tag_buf;
  2494. DP_PRINT_STATS("HTT_SRING_CMN_TLV:");
  2495. DP_PRINT_STATS("num_records = %u\n",
  2496. dp_stats_buf->num_records);
  2497. }
  2498. /*
  2499. * dp_print_tx_pdev_rate_stats_tlv: display htt_tx_pdev_rate_stats_tlv
  2500. * @tag_buf: buffer containing the tlv htt_tx_pdev_rate_stats_tlv
  2501. *
  2502. * return:void
  2503. */
  2504. static void dp_print_tx_pdev_rate_stats_tlv(uint32_t *tag_buf)
  2505. {
  2506. htt_tx_pdev_rate_stats_tlv *dp_stats_buf =
  2507. (htt_tx_pdev_rate_stats_tlv *)tag_buf;
  2508. uint8_t i, j;
  2509. uint16_t index = 0;
  2510. char *tx_gi[HTT_TX_PDEV_STATS_NUM_GI_COUNTERS] = {0};
  2511. char *tx_gi_ext[HTT_TX_PDEV_STATS_NUM_GI_COUNTERS] = {0};
  2512. char *ac_mu_mimo_tx_gi[HTT_TX_PDEV_STATS_NUM_GI_COUNTERS] = {0};
  2513. char *ax_mu_mimo_tx_gi[HTT_TX_PDEV_STATS_NUM_GI_COUNTERS] = {0};
  2514. char *ofdma_tx_gi[HTT_TX_PDEV_STATS_NUM_GI_COUNTERS] = {0};
  2515. char *str_buf = qdf_mem_malloc(DP_MAX_STRING_LEN);
  2516. if (!str_buf) {
  2517. dp_err("Output buffer not allocated");
  2518. return;
  2519. }
  2520. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_GI_COUNTERS; i++) {
  2521. tx_gi[i] = (char *)qdf_mem_malloc(DP_MAX_STRING_LEN);
  2522. tx_gi_ext[i] = (char *)qdf_mem_malloc(DP_MAX_STRING_LEN);
  2523. if (!tx_gi[i] || !tx_gi_ext[i]) {
  2524. dp_err("Unable to allocate buffer for tx_gi");
  2525. goto fail1;
  2526. }
  2527. ac_mu_mimo_tx_gi[i] = (char *)qdf_mem_malloc(DP_MAX_STRING_LEN);
  2528. if (!ac_mu_mimo_tx_gi[i]) {
  2529. dp_err("Unable to allocate buffer for ac_mu_mimo_tx_gi");
  2530. goto fail1;
  2531. }
  2532. ax_mu_mimo_tx_gi[i] = (char *)qdf_mem_malloc(DP_MAX_STRING_LEN);
  2533. if (!ax_mu_mimo_tx_gi[i]) {
  2534. dp_err("Unable to allocate buffer for ax_mu_mimo_tx_gi");
  2535. goto fail1;
  2536. }
  2537. ofdma_tx_gi[i] = (char *)qdf_mem_malloc(DP_MAX_STRING_LEN);
  2538. if (!ofdma_tx_gi[i]) {
  2539. dp_err("Unable to allocate buffer for ofdma_tx_gi");
  2540. goto fail1;
  2541. }
  2542. }
  2543. DP_PRINT_STATS("HTT_TX_PDEV_RATE_STATS_TLV:");
  2544. DP_PRINT_STATS("mac_id__word = %u",
  2545. dp_stats_buf->mac_id__word);
  2546. DP_PRINT_STATS("tx_ldpc = %u",
  2547. dp_stats_buf->tx_ldpc);
  2548. DP_PRINT_STATS("rts_cnt = %u",
  2549. dp_stats_buf->rts_cnt);
  2550. DP_PRINT_STATS("rts_success = %u",
  2551. dp_stats_buf->rts_success);
  2552. DP_PRINT_STATS("ack_rssi = %u",
  2553. dp_stats_buf->ack_rssi);
  2554. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2555. for (i = 0; i < DP_HTT_TX_MCS_LEN; i++) {
  2556. index += qdf_snprint(&str_buf[index],
  2557. DP_MAX_STRING_LEN - index,
  2558. " %u:%u,", i, dp_stats_buf->tx_mcs[i]);
  2559. }
  2560. for (i = 0; i < DP_HTT_TX_MCS_EXT_LEN; i++) {
  2561. index += qdf_snprint(&str_buf[index],
  2562. DP_MAX_STRING_LEN - index,
  2563. " %u:%u,", i + DP_HTT_TX_MCS_LEN,
  2564. dp_stats_buf->tx_mcs_ext[i]);
  2565. }
  2566. DP_PRINT_STATS("tx_mcs = %s ", str_buf);
  2567. index = 0;
  2568. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2569. for (i = 0; i < DP_HTT_TX_SU_MCS_LEN; i++) {
  2570. index += qdf_snprint(&str_buf[index],
  2571. DP_MAX_STRING_LEN - index,
  2572. " %u:%u,", i, dp_stats_buf->tx_su_mcs[i]);
  2573. }
  2574. DP_PRINT_STATS("tx_su_mcs = %s ", str_buf);
  2575. index = 0;
  2576. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2577. for (i = 0; i < DP_HTT_TX_MU_MCS_LEN; i++) {
  2578. index += qdf_snprint(&str_buf[index],
  2579. DP_MAX_STRING_LEN - index,
  2580. " %u:%u,", i, dp_stats_buf->tx_mu_mcs[i]);
  2581. }
  2582. DP_PRINT_STATS("tx_mu_mcs = %s ", str_buf);
  2583. index = 0;
  2584. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2585. for (i = 0; i < DP_HTT_TX_NSS_LEN; i++) {
  2586. /* 0 stands for NSS 1, 1 stands for NSS 2, etc. */
  2587. index += qdf_snprint(&str_buf[index],
  2588. DP_MAX_STRING_LEN - index,
  2589. " %u:%u,", (i + 1),
  2590. dp_stats_buf->tx_nss[i]);
  2591. }
  2592. DP_PRINT_STATS("tx_nss = %s ", str_buf);
  2593. index = 0;
  2594. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2595. for (i = 0; i < DP_HTT_TX_BW_LEN; i++) {
  2596. index += qdf_snprint(&str_buf[index],
  2597. DP_MAX_STRING_LEN - index,
  2598. " %u:%u,", i, dp_stats_buf->tx_bw[i]);
  2599. }
  2600. DP_PRINT_STATS("tx_bw = %s ", str_buf);
  2601. index = 0;
  2602. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2603. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS; i++) {
  2604. index += qdf_snprint(&str_buf[index],
  2605. DP_MAX_STRING_LEN - index,
  2606. " %u:%u,", i, dp_stats_buf->tx_stbc[i]);
  2607. }
  2608. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_EXTRA_MCS_COUNTERS; i++) {
  2609. index += qdf_snprint(&str_buf[index],
  2610. DP_MAX_STRING_LEN - index,
  2611. " %u:%u,", i + HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS,
  2612. dp_stats_buf->tx_stbc_ext[i]);
  2613. }
  2614. DP_PRINT_STATS("tx_stbc = %s ", str_buf);
  2615. index = 0;
  2616. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2617. for (i = 0; i < DP_HTT_TX_PREAM_LEN; i++) {
  2618. index += qdf_snprint(&str_buf[index],
  2619. DP_MAX_STRING_LEN - index,
  2620. " %u:%u,", i, dp_stats_buf->tx_pream[i]);
  2621. }
  2622. DP_PRINT_STATS("tx_pream = %s ", str_buf);
  2623. for (j = 0; j < DP_HTT_PDEV_TX_GI_LEN; j++) {
  2624. index = 0;
  2625. qdf_mem_zero(tx_gi[j], DP_MAX_STRING_LEN);
  2626. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS; i++) {
  2627. index += qdf_snprint(&tx_gi[j][index],
  2628. DP_MAX_STRING_LEN - index,
  2629. " %u:%u,", i,
  2630. dp_stats_buf->tx_gi[j][i]);
  2631. }
  2632. DP_PRINT_STATS("tx_gi[%u] = %s ", j, tx_gi[j]);
  2633. }
  2634. for (j = 0; j < DP_HTT_PDEV_TX_GI_LEN; j++) {
  2635. index = 0;
  2636. qdf_mem_zero(tx_gi_ext[j], DP_MAX_STRING_LEN);
  2637. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_EXTRA_MCS_COUNTERS; i++) {
  2638. index += qdf_snprint(&tx_gi_ext[j][index],
  2639. DP_MAX_STRING_LEN - index,
  2640. " %u:%u,", i,
  2641. dp_stats_buf->tx_gi_ext[j][i]);
  2642. }
  2643. DP_PRINT_STATS("tx_gi_ext[%u] = %s ", j, tx_gi_ext[j]);
  2644. }
  2645. index = 0;
  2646. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2647. for (i = 0; i < DP_HTT_TX_DCM_LEN; i++) {
  2648. index += qdf_snprint(&str_buf[index],
  2649. DP_MAX_STRING_LEN - index,
  2650. " %u:%u,", i, dp_stats_buf->tx_dcm[i]);
  2651. }
  2652. DP_PRINT_STATS("tx_dcm = %s\n", str_buf);
  2653. DP_PRINT_STATS("rts_success = %u",
  2654. dp_stats_buf->rts_success);
  2655. DP_PRINT_STATS("ac_mu_mimo_tx_ldpc = %u",
  2656. dp_stats_buf->ac_mu_mimo_tx_ldpc);
  2657. DP_PRINT_STATS("ax_mu_mimo_tx_ldpc = %u",
  2658. dp_stats_buf->ax_mu_mimo_tx_ldpc);
  2659. DP_PRINT_STATS("ofdma_tx_ldpc = %u",
  2660. dp_stats_buf->ofdma_tx_ldpc);
  2661. index = 0;
  2662. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2663. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_LEGACY_CCK_STATS; i++) {
  2664. index += qdf_snprint(&str_buf[index],
  2665. DP_MAX_STRING_LEN - index,
  2666. " %u:%u,",
  2667. i, dp_stats_buf->tx_legacy_cck_rate[i]);
  2668. }
  2669. DP_PRINT_STATS("tx_legacy_cck_rate = %s ", str_buf);
  2670. index = 0;
  2671. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2672. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_LEGACY_OFDM_STATS; i++) {
  2673. index += qdf_snprint(&str_buf[index],
  2674. DP_MAX_STRING_LEN - index,
  2675. " %u:%u,", i,
  2676. dp_stats_buf->tx_legacy_ofdm_rate[i]);
  2677. }
  2678. DP_PRINT_STATS("tx_legacy_ofdm_rate = %s ", str_buf);
  2679. index = 0;
  2680. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2681. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_LTF; i++) {
  2682. index += qdf_snprint(&str_buf[index],
  2683. DP_MAX_STRING_LEN - index,
  2684. " %u:%u,",
  2685. i, dp_stats_buf->tx_he_ltf[i]);
  2686. }
  2687. DP_PRINT_STATS("tx_he_ltf = %s ", str_buf);
  2688. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2689. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS; i++) {
  2690. index += qdf_snprint(&str_buf[index],
  2691. DP_MAX_STRING_LEN - index,
  2692. " %u:%u,",
  2693. i, dp_stats_buf->ofdma_tx_mcs[i]);
  2694. }
  2695. DP_PRINT_STATS("ofdma_tx_mcs = %s ", str_buf);
  2696. index = 0;
  2697. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2698. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS; i++) {
  2699. index += qdf_snprint(&str_buf[index],
  2700. DP_MAX_STRING_LEN - index,
  2701. " %u:%u,",
  2702. i, dp_stats_buf->ac_mu_mimo_tx_mcs[i]);
  2703. }
  2704. DP_PRINT_STATS("ac_mu_mimo_tx_mcs = %s ", str_buf);
  2705. index = 0;
  2706. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2707. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS; i++) {
  2708. index += qdf_snprint(&str_buf[index],
  2709. DP_MAX_STRING_LEN - index,
  2710. " %u:%u,",
  2711. i, dp_stats_buf->ax_mu_mimo_tx_mcs[i]);
  2712. }
  2713. DP_PRINT_STATS("ax_mu_mimo_tx_mcs = %s ", str_buf);
  2714. index = 0;
  2715. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2716. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS; i++) {
  2717. index += qdf_snprint(&str_buf[index],
  2718. DP_MAX_STRING_LEN - index,
  2719. " %u:%u,",
  2720. i, dp_stats_buf->ofdma_tx_mcs[i]);
  2721. }
  2722. DP_PRINT_STATS("ofdma_tx_mcs = %s ", str_buf);
  2723. index = 0;
  2724. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2725. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_SPATIAL_STREAMS; i++) {
  2726. index += qdf_snprint(&str_buf[index],
  2727. DP_MAX_STRING_LEN - index,
  2728. " %u:%u,",
  2729. i, dp_stats_buf->ac_mu_mimo_tx_nss[i]);
  2730. }
  2731. DP_PRINT_STATS("ac_mu_mimo_tx_nss = %s ", str_buf);
  2732. index = 0;
  2733. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2734. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_SPATIAL_STREAMS; i++) {
  2735. index += qdf_snprint(&str_buf[index],
  2736. DP_MAX_STRING_LEN - index,
  2737. " %u:%u,",
  2738. i, dp_stats_buf->ax_mu_mimo_tx_nss[i]);
  2739. }
  2740. DP_PRINT_STATS("ax_mu_mimo_tx_nss = %s ", str_buf);
  2741. index = 0;
  2742. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2743. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_SPATIAL_STREAMS; i++) {
  2744. index += qdf_snprint(&str_buf[index],
  2745. DP_MAX_STRING_LEN - index,
  2746. " %u:%u,",
  2747. i, dp_stats_buf->ofdma_tx_nss[i]);
  2748. }
  2749. DP_PRINT_STATS("ofdma_tx_nss = %s ", str_buf);
  2750. index = 0;
  2751. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2752. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_BW_COUNTERS; i++) {
  2753. index += qdf_snprint(&str_buf[index],
  2754. DP_MAX_STRING_LEN - index,
  2755. " %u:%u,",
  2756. i, dp_stats_buf->ac_mu_mimo_tx_bw[i]);
  2757. }
  2758. DP_PRINT_STATS("ac_mu_mimo_tx_bw = %s ", str_buf);
  2759. index = 0;
  2760. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2761. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_BW_COUNTERS; i++) {
  2762. index += qdf_snprint(&str_buf[index],
  2763. DP_MAX_STRING_LEN - index,
  2764. " %u:%u,",
  2765. i, dp_stats_buf->ax_mu_mimo_tx_bw[i]);
  2766. }
  2767. DP_PRINT_STATS("ax_mu_mimo_tx_bw = %s ", str_buf);
  2768. index = 0;
  2769. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2770. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_BW_COUNTERS; i++) {
  2771. index += qdf_snprint(&str_buf[index],
  2772. DP_MAX_STRING_LEN - index,
  2773. " %u:%u,",
  2774. i, dp_stats_buf->ofdma_tx_bw[i]);
  2775. }
  2776. DP_PRINT_STATS("ofdma_tx_bw = %s ", str_buf);
  2777. for (j = 0; j < HTT_TX_PDEV_STATS_NUM_GI_COUNTERS; j++) {
  2778. index = 0;
  2779. qdf_mem_zero(ac_mu_mimo_tx_gi[j], DP_MAX_STRING_LEN);
  2780. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS; i++) {
  2781. index += qdf_snprint(&ac_mu_mimo_tx_gi[j][index],
  2782. DP_MAX_STRING_LEN - index,
  2783. " %u:%u,", i,
  2784. dp_stats_buf->
  2785. ac_mu_mimo_tx_gi[j][i]);
  2786. }
  2787. DP_PRINT_STATS("ac_mu_mimo_tx_gi[%u] = %s ",
  2788. j, ac_mu_mimo_tx_gi[j]);
  2789. }
  2790. for (j = 0; j < HTT_TX_PDEV_STATS_NUM_GI_COUNTERS; j++) {
  2791. index = 0;
  2792. qdf_mem_zero(ax_mu_mimo_tx_gi[j], DP_MAX_STRING_LEN);
  2793. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS; i++) {
  2794. index += qdf_snprint(&ax_mu_mimo_tx_gi[j][index],
  2795. DP_MAX_STRING_LEN - index,
  2796. " %u:%u,", i,
  2797. dp_stats_buf->ax_mu_mimo_tx_gi[j][i]);
  2798. }
  2799. DP_PRINT_STATS("ax_mu_mimo_tx_gi[%u] = %s ",
  2800. j, ax_mu_mimo_tx_gi[j]);
  2801. }
  2802. for (j = 0; j < HTT_TX_PDEV_STATS_NUM_GI_COUNTERS; j++) {
  2803. index = 0;
  2804. qdf_mem_zero(ofdma_tx_gi[j], DP_MAX_STRING_LEN);
  2805. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_MCS_COUNTERS; i++) {
  2806. index += qdf_snprint(&ofdma_tx_gi[j][index],
  2807. DP_MAX_STRING_LEN - index,
  2808. " %u:%u,", i,
  2809. dp_stats_buf->ofdma_tx_gi[j][i]);
  2810. }
  2811. DP_PRINT_STATS("ofdma_tx_gi[%u] = %s ",
  2812. j, ofdma_tx_gi[j]);
  2813. }
  2814. fail1:
  2815. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_GI_COUNTERS; i++) {
  2816. if (tx_gi[i])
  2817. qdf_mem_free(tx_gi[i]);
  2818. if (tx_gi_ext[i])
  2819. qdf_mem_free(tx_gi_ext[i]);
  2820. if (ac_mu_mimo_tx_gi[i])
  2821. qdf_mem_free(ac_mu_mimo_tx_gi[i]);
  2822. if (ax_mu_mimo_tx_gi[i])
  2823. qdf_mem_free(ax_mu_mimo_tx_gi[i]);
  2824. if (ofdma_tx_gi[i])
  2825. qdf_mem_free(ofdma_tx_gi[i]);
  2826. }
  2827. qdf_mem_free(str_buf);
  2828. }
  2829. /*
  2830. * dp_print_rx_pdev_rate_ext_stats_tlv: display htt_rx_pdev_rate_ext_stats_tlv
  2831. * @tag_buf: buffer containing the tlv htt_rx_pdev_rate_ext_stats_tlv
  2832. *
  2833. * return:void
  2834. */
  2835. static void dp_print_rx_pdev_rate_ext_stats_tlv(struct dp_pdev *pdev,
  2836. uint32_t *tag_buf)
  2837. {
  2838. htt_rx_pdev_rate_ext_stats_tlv *dp_stats_buf =
  2839. (htt_rx_pdev_rate_ext_stats_tlv *)tag_buf;
  2840. uint8_t i, j;
  2841. uint16_t index = 0;
  2842. char *rx_gi_ext[HTT_RX_PDEV_STATS_NUM_GI_COUNTERS] = {0};
  2843. char *ul_ofdma_rx_gi_ext[HTT_TX_PDEV_STATS_NUM_GI_COUNTERS] = {0};
  2844. char *str_buf = qdf_mem_malloc(DP_MAX_STRING_LEN);
  2845. if (!str_buf) {
  2846. dp_err("Output buffer not allocated");
  2847. return;
  2848. }
  2849. for (i = 0; i < HTT_RX_PDEV_STATS_NUM_GI_COUNTERS; i++) {
  2850. rx_gi_ext[i] = qdf_mem_malloc(DP_MAX_STRING_LEN);
  2851. if (!rx_gi_ext[i]) {
  2852. dp_err("Unable to allocate buffer for rx_gi_ext");
  2853. goto fail1;
  2854. }
  2855. ul_ofdma_rx_gi_ext[i] = qdf_mem_malloc(DP_MAX_STRING_LEN);
  2856. if (!ul_ofdma_rx_gi_ext[i]) {
  2857. dp_err("Unable to allocate buffer for ul_ofdma_rx_gi_ext");
  2858. goto fail1;
  2859. }
  2860. }
  2861. index = 0;
  2862. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2863. for (i = 0; i < DP_HTT_RX_PDEV_MCS_LEN_EXT; i++) {
  2864. index += qdf_snprint(&str_buf[index],
  2865. DP_MAX_STRING_LEN - index,
  2866. " %u:%u,", i, dp_stats_buf->rx_mcs_ext[i]);
  2867. }
  2868. DP_PRINT_STATS("rx_mcs_ext = %s ", str_buf);
  2869. index = 0;
  2870. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2871. for (i = 0; i < DP_HTT_RX_PDEV_MCS_LEN_EXT; i++) {
  2872. index += qdf_snprint(&str_buf[index],
  2873. DP_MAX_STRING_LEN - index,
  2874. " %u:%u,", i, dp_stats_buf->rx_stbc_ext[i]);
  2875. }
  2876. DP_PRINT_STATS("rx_stbc_ext = %s ", str_buf);
  2877. for (j = 0; j < DP_HTT_RX_GI_LEN; j++) {
  2878. index = 0;
  2879. qdf_mem_zero(rx_gi_ext[j], DP_MAX_STRING_LEN);
  2880. for (i = 0; i < DP_HTT_RX_PDEV_MCS_LEN_EXT; i++) {
  2881. index += qdf_snprint(&rx_gi_ext[j][index],
  2882. DP_MAX_STRING_LEN - index,
  2883. " %u:%u,", i,
  2884. dp_stats_buf->rx_gi_ext[j][i]);
  2885. }
  2886. DP_PRINT_STATS("rx_gi_ext[%u] = %s ", j, rx_gi_ext[j]);
  2887. }
  2888. index = 0;
  2889. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2890. for (i = 0; i < DP_HTT_RX_PDEV_MCS_LEN_EXT; i++) {
  2891. index += qdf_snprint(&str_buf[index],
  2892. DP_MAX_STRING_LEN - index,
  2893. " %u:%u,",
  2894. i, dp_stats_buf->ul_ofdma_rx_mcs_ext[i]);
  2895. }
  2896. DP_PRINT_STATS("ul_ofdma_rx_mcs_ext = %s", str_buf);
  2897. for (j = 0; j < HTT_TX_PDEV_STATS_NUM_GI_COUNTERS; j++) {
  2898. index = 0;
  2899. qdf_mem_zero(ul_ofdma_rx_gi_ext[j], DP_MAX_STRING_LEN);
  2900. for (i = 0; i < DP_HTT_RX_PDEV_MCS_LEN_EXT; i++) {
  2901. index += qdf_snprint(&ul_ofdma_rx_gi_ext[j][index],
  2902. DP_MAX_STRING_LEN - index,
  2903. " %u:%u,", i,
  2904. dp_stats_buf->
  2905. ul_ofdma_rx_gi_ext[j][i]);
  2906. }
  2907. DP_PRINT_STATS("ul_ofdma_rx_gi_ext[%u] = %s ",
  2908. j, ul_ofdma_rx_gi_ext[j]);
  2909. }
  2910. index = 0;
  2911. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2912. for (i = 0; i < DP_HTT_RX_PDEV_MCS_LEN_EXT; i++) {
  2913. index += qdf_snprint(&str_buf[index],
  2914. DP_MAX_STRING_LEN - index,
  2915. " %u:%u,", i,
  2916. dp_stats_buf->rx_11ax_su_txbf_mcs_ext[i]);
  2917. }
  2918. DP_PRINT_STATS("rx_11ax_su_txbf_mcs_ext = %s ", str_buf);
  2919. index = 0;
  2920. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2921. for (i = 0; i < DP_HTT_RX_PDEV_MCS_LEN_EXT; i++) {
  2922. index += qdf_snprint(&str_buf[index],
  2923. DP_MAX_STRING_LEN - index,
  2924. " %u:%u,", i,
  2925. dp_stats_buf->rx_11ax_mu_txbf_mcs_ext[i]);
  2926. }
  2927. DP_PRINT_STATS("rx_11ax_mu_txbf_mcs_ext = %s ", str_buf);
  2928. index = 0;
  2929. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2930. for (i = 0; i < DP_HTT_RX_PDEV_MCS_LEN_EXT; i++) {
  2931. index += qdf_snprint(&str_buf[index],
  2932. DP_MAX_STRING_LEN - index,
  2933. " %u:%u,", i,
  2934. dp_stats_buf->rx_11ax_dl_ofdma_mcs_ext[i]);
  2935. }
  2936. DP_PRINT_STATS("rx_11ax_dl_ofdma_mcs_ext = %s ", str_buf);
  2937. fail1:
  2938. for (i = 0; i < HTT_RX_PDEV_STATS_NUM_GI_COUNTERS; i++) {
  2939. if (ul_ofdma_rx_gi_ext[i])
  2940. qdf_mem_free(ul_ofdma_rx_gi_ext[i]);
  2941. if (rx_gi_ext[i])
  2942. qdf_mem_free(rx_gi_ext[i]);
  2943. }
  2944. qdf_mem_free(str_buf);
  2945. }
  2946. /*
  2947. * dp_print_rx_pdev_rate_stats_tlv: display htt_rx_pdev_rate_stats_tlv
  2948. * @tag_buf: buffer containing the tlv htt_rx_pdev_rate_stats_tlv
  2949. *
  2950. * return:void
  2951. */
  2952. static void dp_print_rx_pdev_rate_stats_tlv(struct dp_pdev *pdev,
  2953. uint32_t *tag_buf)
  2954. {
  2955. htt_rx_pdev_rate_stats_tlv *dp_stats_buf =
  2956. (htt_rx_pdev_rate_stats_tlv *)tag_buf;
  2957. uint8_t i, j;
  2958. uint16_t index = 0;
  2959. char *rssi_chain[DP_HTT_RSSI_CHAIN_LEN];
  2960. char *rx_gi[HTT_RX_PDEV_STATS_NUM_GI_COUNTERS];
  2961. char *str_buf = qdf_mem_malloc(DP_MAX_STRING_LEN);
  2962. char *ul_ofdma_rx_gi[HTT_TX_PDEV_STATS_NUM_GI_COUNTERS];
  2963. if (!str_buf) {
  2964. dp_err("Output buffer not allocated");
  2965. return;
  2966. }
  2967. for (i = 0; i < DP_HTT_RSSI_CHAIN_LEN; i++) {
  2968. rssi_chain[i] = qdf_mem_malloc(DP_MAX_STRING_LEN);
  2969. if (!rssi_chain[i]) {
  2970. dp_err("Unable to allocate buffer for rssi_chain");
  2971. goto fail1;
  2972. }
  2973. }
  2974. for (i = 0; i < HTT_RX_PDEV_STATS_NUM_GI_COUNTERS; i++) {
  2975. rx_gi[i] = qdf_mem_malloc(DP_MAX_STRING_LEN);
  2976. if (!rx_gi[i]) {
  2977. dp_err("Unable to allocate buffer for rx_gi");
  2978. goto fail2;
  2979. }
  2980. }
  2981. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_GI_COUNTERS; i++) {
  2982. ul_ofdma_rx_gi[i] = qdf_mem_malloc(DP_MAX_STRING_LEN);
  2983. if (!ul_ofdma_rx_gi[i]) {
  2984. dp_err("Unable to allocate buffer for ul_ofdma_rx_gi");
  2985. goto fail3;
  2986. }
  2987. }
  2988. DP_PRINT_STATS("ul_ofdma_data_rx_ppdu = %d",
  2989. pdev->stats.ul_ofdma.data_rx_ppdu);
  2990. for (i = 0; i < OFDMA_NUM_USERS; i++) {
  2991. DP_PRINT_STATS("ul_ofdma data %d user = %d",
  2992. i, pdev->stats.ul_ofdma.data_users[i]);
  2993. }
  2994. index = 0;
  2995. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  2996. for (i = 0; i < OFDMA_NUM_RU_SIZE; i++) {
  2997. index += qdf_snprint(&str_buf[index],
  2998. DP_MAX_STRING_LEN - index,
  2999. " %u:%u,", i,
  3000. pdev->stats.ul_ofdma.data_rx_ru_size[i]);
  3001. }
  3002. DP_PRINT_STATS("ul_ofdma_data_rx_ru_size= %s", str_buf);
  3003. index = 0;
  3004. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  3005. for (i = 0; i < OFDMA_NUM_RU_SIZE; i++) {
  3006. index += qdf_snprint(&str_buf[index],
  3007. DP_MAX_STRING_LEN - index,
  3008. " %u:%u,", i,
  3009. pdev->stats.ul_ofdma.nondata_rx_ru_size[i]);
  3010. }
  3011. DP_PRINT_STATS("ul_ofdma_nondata_rx_ru_size= %s", str_buf);
  3012. DP_PRINT_STATS("HTT_RX_PDEV_RATE_STATS_TLV:");
  3013. DP_PRINT_STATS("mac_id__word = %u",
  3014. dp_stats_buf->mac_id__word);
  3015. DP_PRINT_STATS("nsts = %u",
  3016. dp_stats_buf->nsts);
  3017. DP_PRINT_STATS("rx_ldpc = %u",
  3018. dp_stats_buf->rx_ldpc);
  3019. DP_PRINT_STATS("rts_cnt = %u",
  3020. dp_stats_buf->rts_cnt);
  3021. DP_PRINT_STATS("rssi_mgmt = %u",
  3022. dp_stats_buf->rssi_mgmt);
  3023. DP_PRINT_STATS("rssi_data = %u",
  3024. dp_stats_buf->rssi_data);
  3025. DP_PRINT_STATS("rssi_comb = %u",
  3026. dp_stats_buf->rssi_comb);
  3027. DP_PRINT_STATS("rssi_in_dbm = %d",
  3028. dp_stats_buf->rssi_in_dbm);
  3029. DP_PRINT_STATS("rx_11ax_su_ext = %u",
  3030. dp_stats_buf->rx_11ax_su_ext);
  3031. DP_PRINT_STATS("rx_11ac_mumimo = %u",
  3032. dp_stats_buf->rx_11ac_mumimo);
  3033. DP_PRINT_STATS("rx_11ax_mumimo = %u",
  3034. dp_stats_buf->rx_11ax_mumimo);
  3035. DP_PRINT_STATS("rx_11ax_ofdma = %u",
  3036. dp_stats_buf->rx_11ax_ofdma);
  3037. DP_PRINT_STATS("txbf = %u",
  3038. dp_stats_buf->txbf);
  3039. index = 0;
  3040. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  3041. for (i = 0; i < DP_HTT_RX_MCS_LEN; i++) {
  3042. index += qdf_snprint(&str_buf[index],
  3043. DP_MAX_STRING_LEN - index,
  3044. " %u:%u,", i, dp_stats_buf->rx_mcs[i]);
  3045. }
  3046. DP_PRINT_STATS("rx_mcs = %s ", str_buf);
  3047. index = 0;
  3048. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  3049. for (i = 0; i < DP_HTT_RX_NSS_LEN; i++) {
  3050. /* 0 stands for NSS 1, 1 stands for NSS 2, etc. */
  3051. index += qdf_snprint(&str_buf[index],
  3052. DP_MAX_STRING_LEN - index,
  3053. " %u:%u,", (i + 1),
  3054. dp_stats_buf->rx_nss[i]);
  3055. }
  3056. DP_PRINT_STATS("rx_nss = %s ", str_buf);
  3057. index = 0;
  3058. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  3059. for (i = 0; i < DP_HTT_RX_DCM_LEN; i++) {
  3060. index += qdf_snprint(&str_buf[index],
  3061. DP_MAX_STRING_LEN - index,
  3062. " %u:%u,", i, dp_stats_buf->rx_dcm[i]);
  3063. }
  3064. DP_PRINT_STATS("rx_dcm = %s ", str_buf);
  3065. index = 0;
  3066. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  3067. for (i = 0; i < HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS; i++) {
  3068. index += qdf_snprint(&str_buf[index],
  3069. DP_MAX_STRING_LEN - index,
  3070. " %u:%u,", i, dp_stats_buf->rx_stbc[i]);
  3071. }
  3072. DP_PRINT_STATS("rx_stbc = %s ", str_buf);
  3073. index = 0;
  3074. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  3075. for (i = 0; i < DP_HTT_RX_BW_LEN; i++) {
  3076. index += qdf_snprint(&str_buf[index],
  3077. DP_MAX_STRING_LEN - index,
  3078. " %u:%u,", i, dp_stats_buf->rx_bw[i]);
  3079. }
  3080. DP_PRINT_STATS("rx_bw = %s ", str_buf);
  3081. for (j = 0; j < DP_HTT_RSSI_CHAIN_LEN; j++) {
  3082. index = 0;
  3083. for (i = 0; i < HTT_RX_PDEV_STATS_NUM_BW_COUNTERS; i++) {
  3084. index += qdf_snprint(&rssi_chain[j][index],
  3085. DP_MAX_STRING_LEN - index,
  3086. " %u:%u,", i,
  3087. dp_stats_buf->rssi_chain[j][i]);
  3088. }
  3089. DP_PRINT_STATS("rssi_chain[%u] = %s ", j, rssi_chain[j]);
  3090. }
  3091. for (j = 0; j < DP_HTT_RX_GI_LEN; j++) {
  3092. index = 0;
  3093. qdf_mem_zero(rx_gi[j], DP_MAX_STRING_LEN);
  3094. for (i = 0; i < HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS; i++) {
  3095. index += qdf_snprint(&rx_gi[j][index],
  3096. DP_MAX_STRING_LEN - index,
  3097. " %u:%u,", i,
  3098. dp_stats_buf->rx_gi[j][i]);
  3099. }
  3100. DP_PRINT_STATS("rx_gi[%u] = %s ", j, rx_gi[j]);
  3101. }
  3102. index = 0;
  3103. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  3104. for (i = 0; i < DP_HTT_RX_PREAM_LEN; i++) {
  3105. index += qdf_snprint(&str_buf[index],
  3106. DP_MAX_STRING_LEN - index,
  3107. " %u:%u,",
  3108. i,
  3109. dp_stats_buf->rx_pream[i]);
  3110. }
  3111. DP_PRINT_STATS("rx_pream = %s", str_buf);
  3112. index = 0;
  3113. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  3114. for (i = 0; i < HTT_RX_PDEV_STATS_NUM_LEGACY_CCK_STATS; i++) {
  3115. index += qdf_snprint(&str_buf[index],
  3116. DP_MAX_STRING_LEN - index,
  3117. " %u:%u,",
  3118. i,
  3119. dp_stats_buf->rx_legacy_cck_rate[i]);
  3120. }
  3121. DP_PRINT_STATS("rx_legacy_cck_rate = %s", str_buf);
  3122. index = 0;
  3123. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  3124. for (i = 0; i < HTT_RX_PDEV_STATS_NUM_LEGACY_OFDM_STATS; i++) {
  3125. index += qdf_snprint(&str_buf[index],
  3126. DP_MAX_STRING_LEN - index,
  3127. " %u:%u,",
  3128. i,
  3129. dp_stats_buf->rx_legacy_ofdm_rate[i]);
  3130. }
  3131. DP_PRINT_STATS("rx_legacy_ofdm_rate = %s", str_buf);
  3132. index = 0;
  3133. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  3134. for (i = 0; i < HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS; i++) {
  3135. index += qdf_snprint(&str_buf[index],
  3136. DP_MAX_STRING_LEN - index,
  3137. " %u:%u,",
  3138. i, dp_stats_buf->ul_ofdma_rx_mcs[i]);
  3139. }
  3140. DP_PRINT_STATS("ul_ofdma_rx_mcs = %s", str_buf);
  3141. DP_PRINT_STATS("rx_11ax_ul_ofdma = %u",
  3142. dp_stats_buf->rx_11ax_ul_ofdma);
  3143. for (j = 0; j < HTT_TX_PDEV_STATS_NUM_GI_COUNTERS; j++) {
  3144. index = 0;
  3145. qdf_mem_zero(ul_ofdma_rx_gi[j], DP_MAX_STRING_LEN);
  3146. for (i = 0; i < HTT_RX_PDEV_STATS_NUM_MCS_COUNTERS; i++) {
  3147. index += qdf_snprint(&ul_ofdma_rx_gi[j][index],
  3148. DP_MAX_STRING_LEN - index,
  3149. " %u:%u,", i,
  3150. dp_stats_buf->
  3151. ul_ofdma_rx_gi[j][i]);
  3152. }
  3153. DP_PRINT_STATS("ul_ofdma_rx_gi[%u] = %s ",
  3154. j, ul_ofdma_rx_gi[j]);
  3155. }
  3156. index = 0;
  3157. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  3158. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_SPATIAL_STREAMS; i++) {
  3159. index += qdf_snprint(&str_buf[index],
  3160. DP_MAX_STRING_LEN - index,
  3161. " %u:%u,", i, dp_stats_buf->ul_ofdma_rx_nss[i]);
  3162. }
  3163. DP_PRINT_STATS("ul_ofdma_rx_nss = %s", str_buf);
  3164. index = 0;
  3165. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  3166. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_BW_COUNTERS; i++) {
  3167. index += qdf_snprint(&str_buf[index],
  3168. DP_MAX_STRING_LEN - index,
  3169. " %u:%u,", i, dp_stats_buf->ul_ofdma_rx_bw[i]);
  3170. }
  3171. DP_PRINT_STATS("ul_ofdma_rx_bw = %s", str_buf);
  3172. DP_PRINT_STATS("ul_ofdma_rx_stbc = %u",
  3173. dp_stats_buf->ul_ofdma_rx_stbc);
  3174. DP_PRINT_STATS("ul_ofdma_rx_ldpc = %u",
  3175. dp_stats_buf->ul_ofdma_rx_ldpc);
  3176. index = 0;
  3177. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  3178. for (i = 0; i < HTT_RX_PDEV_MAX_OFDMA_NUM_USER; i++) {
  3179. index += qdf_snprint(&str_buf[index],
  3180. DP_MAX_STRING_LEN - index,
  3181. " %u:%u,", i,
  3182. dp_stats_buf->rx_ulofdma_non_data_ppdu[i]);
  3183. }
  3184. DP_PRINT_STATS("rx_ulofdma_non_data_ppdu = %s", str_buf);
  3185. index = 0;
  3186. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  3187. for (i = 0; i < HTT_RX_PDEV_MAX_OFDMA_NUM_USER; i++) {
  3188. index += qdf_snprint(&str_buf[index],
  3189. DP_MAX_STRING_LEN - index,
  3190. " %u:%u,",
  3191. i, dp_stats_buf->rx_ulofdma_data_ppdu[i]);
  3192. }
  3193. DP_PRINT_STATS("rx_ulofdma_data_ppdu = %s", str_buf);
  3194. index = 0;
  3195. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  3196. for (i = 0; i < HTT_RX_PDEV_MAX_OFDMA_NUM_USER; i++) {
  3197. index += qdf_snprint(&str_buf[index],
  3198. DP_MAX_STRING_LEN - index,
  3199. " %u:%u,",
  3200. i, dp_stats_buf->rx_ulofdma_mpdu_ok[i]);
  3201. }
  3202. DP_PRINT_STATS("rx_ulofdma_mpdu_ok = %s", str_buf);
  3203. index = 0;
  3204. qdf_mem_zero(str_buf, DP_MAX_STRING_LEN);
  3205. for (i = 0; i < HTT_RX_PDEV_MAX_OFDMA_NUM_USER; i++) {
  3206. index += qdf_snprint(&str_buf[index],
  3207. DP_MAX_STRING_LEN - index,
  3208. " %u:%u,",
  3209. i, dp_stats_buf->rx_ulofdma_mpdu_fail[i]);
  3210. }
  3211. DP_PRINT_STATS("rx_ulofdma_mpdu_fail = %s", str_buf);
  3212. for (i = 0; i < HTT_TX_PDEV_STATS_NUM_GI_COUNTERS; i++)
  3213. qdf_mem_free(ul_ofdma_rx_gi[i]);
  3214. fail3:
  3215. for (i = 0; i < HTT_RX_PDEV_STATS_NUM_GI_COUNTERS; i++)
  3216. qdf_mem_free(rx_gi[i]);
  3217. fail2:
  3218. for (i = 0; i < DP_HTT_RSSI_CHAIN_LEN; i++)
  3219. qdf_mem_free(rssi_chain[i]);
  3220. fail1:
  3221. qdf_mem_free(str_buf);
  3222. }
  3223. /*
  3224. * dp_print_rx_soc_fw_stats_tlv: display htt_rx_soc_fw_stats_tlv
  3225. * @tag_buf: buffer containing the tlv htt_rx_soc_fw_stats_tlv
  3226. *
  3227. * return:void
  3228. */
  3229. static inline void dp_print_rx_soc_fw_stats_tlv(uint32_t *tag_buf)
  3230. {
  3231. htt_rx_soc_fw_stats_tlv *dp_stats_buf =
  3232. (htt_rx_soc_fw_stats_tlv *)tag_buf;
  3233. DP_PRINT_STATS("HTT_RX_SOC_FW_STATS_TLV:");
  3234. DP_PRINT_STATS("fw_reo_ring_data_msdu = %u",
  3235. dp_stats_buf->fw_reo_ring_data_msdu);
  3236. DP_PRINT_STATS("fw_to_host_data_msdu_bcmc = %u",
  3237. dp_stats_buf->fw_to_host_data_msdu_bcmc);
  3238. DP_PRINT_STATS("fw_to_host_data_msdu_uc = %u",
  3239. dp_stats_buf->fw_to_host_data_msdu_uc);
  3240. DP_PRINT_STATS("ofld_remote_data_buf_recycle_cnt = %u",
  3241. dp_stats_buf->ofld_remote_data_buf_recycle_cnt);
  3242. DP_PRINT_STATS("ofld_remote_free_buf_indication_cnt = %u",
  3243. dp_stats_buf->ofld_remote_free_buf_indication_cnt);
  3244. DP_PRINT_STATS("ofld_buf_to_host_data_msdu_uc = %u ",
  3245. dp_stats_buf->ofld_buf_to_host_data_msdu_uc);
  3246. DP_PRINT_STATS("reo_fw_ring_to_host_data_msdu_uc = %u ",
  3247. dp_stats_buf->reo_fw_ring_to_host_data_msdu_uc);
  3248. DP_PRINT_STATS("wbm_sw_ring_reap = %u ",
  3249. dp_stats_buf->wbm_sw_ring_reap);
  3250. DP_PRINT_STATS("wbm_forward_to_host_cnt = %u ",
  3251. dp_stats_buf->wbm_forward_to_host_cnt);
  3252. DP_PRINT_STATS("wbm_target_recycle_cnt = %u ",
  3253. dp_stats_buf->wbm_target_recycle_cnt);
  3254. DP_PRINT_STATS("target_refill_ring_recycle_cnt = %u",
  3255. dp_stats_buf->target_refill_ring_recycle_cnt);
  3256. }
  3257. /*
  3258. * dp_print_rx_soc_fw_refill_ring_empty_tlv_v: display
  3259. * htt_rx_soc_fw_refill_ring_empty_tlv_v
  3260. * @tag_buf: buffer containing the tlv htt_rx_soc_fw_refill_ring_empty_tlv_v
  3261. *
  3262. * return:void
  3263. */
  3264. static inline void dp_print_rx_soc_fw_refill_ring_empty_tlv_v(uint32_t *tag_buf)
  3265. {
  3266. htt_rx_soc_fw_refill_ring_empty_tlv_v *dp_stats_buf =
  3267. (htt_rx_soc_fw_refill_ring_empty_tlv_v *)tag_buf;
  3268. uint8_t i;
  3269. uint16_t index = 0;
  3270. uint32_t tag_len = (HTT_STATS_TLV_LENGTH_GET(*tag_buf) >> 2);
  3271. char *refill_ring_empty_cnt = qdf_mem_malloc(DP_MAX_STRING_LEN);
  3272. if (!refill_ring_empty_cnt) {
  3273. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3274. FL("Output buffer not allocated"));
  3275. return;
  3276. }
  3277. tag_len = qdf_min(tag_len, (uint32_t)HTT_RX_STATS_REFILL_MAX_RING);
  3278. DP_PRINT_STATS("HTT_RX_SOC_FW_REFILL_RING_EMPTY_TLV_V:");
  3279. for (i = 0; i < tag_len; i++) {
  3280. index += qdf_snprint(&refill_ring_empty_cnt[index],
  3281. DP_MAX_STRING_LEN - index,
  3282. " %u:%u,", i,
  3283. dp_stats_buf->refill_ring_empty_cnt[i]);
  3284. }
  3285. DP_PRINT_STATS("refill_ring_empty_cnt = %s\n",
  3286. refill_ring_empty_cnt);
  3287. qdf_mem_free(refill_ring_empty_cnt);
  3288. }
  3289. /*
  3290. * dp_print_rx_soc_fw_refill_ring_num_refill_tlv_v: display
  3291. * htt_rx_soc_fw_refill_ring_num_refill_tlv_v
  3292. * @tag_buf: buffer containing the tlv htt_rx_soc_fw_refill_ring_num_refill_tlv
  3293. *
  3294. * return:void
  3295. */
  3296. static inline void dp_print_rx_soc_fw_refill_ring_num_refill_tlv_v(
  3297. uint32_t *tag_buf)
  3298. {
  3299. htt_rx_soc_fw_refill_ring_num_refill_tlv_v *dp_stats_buf =
  3300. (htt_rx_soc_fw_refill_ring_num_refill_tlv_v *)tag_buf;
  3301. uint8_t i;
  3302. uint16_t index = 0;
  3303. uint32_t tag_len = (HTT_STATS_TLV_LENGTH_GET(*tag_buf) >> 2);
  3304. char *refill_ring_num_refill = qdf_mem_malloc(DP_MAX_STRING_LEN);
  3305. if (!refill_ring_num_refill) {
  3306. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3307. FL("Output buffer not allocated"));
  3308. return;
  3309. }
  3310. tag_len = qdf_min(tag_len, (uint32_t)HTT_TX_PDEV_MAX_URRN_STATS);
  3311. DP_PRINT_STATS("HTT_RX_SOC_FW_REFILL_RING_NUM_REFILL_TLV_V:");
  3312. for (i = 0; i < tag_len; i++) {
  3313. index += qdf_snprint(&refill_ring_num_refill[index],
  3314. DP_MAX_STRING_LEN - index,
  3315. " %u:%u,", i,
  3316. dp_stats_buf->refill_ring_num_refill[i]);
  3317. }
  3318. DP_PRINT_STATS("refill_ring_num_refill = %s\n",
  3319. refill_ring_num_refill);
  3320. qdf_mem_free(refill_ring_num_refill);
  3321. }
  3322. /*
  3323. * dp_print_rx_pdev_fw_stats_tlv: display htt_rx_pdev_fw_stats_tlv
  3324. * @tag_buf: buffer containing the tlv htt_rx_pdev_fw_stats_tlv
  3325. *
  3326. * return:void
  3327. */
  3328. static inline void dp_print_rx_pdev_fw_stats_tlv(uint32_t *tag_buf)
  3329. {
  3330. htt_rx_pdev_fw_stats_tlv *dp_stats_buf =
  3331. (htt_rx_pdev_fw_stats_tlv *)tag_buf;
  3332. uint8_t i;
  3333. uint16_t index = 0;
  3334. char fw_ring_mgmt_subtype[DP_MAX_STRING_LEN];
  3335. char fw_ring_ctrl_subtype[DP_MAX_STRING_LEN];
  3336. DP_PRINT_STATS("HTT_RX_PDEV_FW_STATS_TLV:");
  3337. DP_PRINT_STATS("mac_id__word = %u",
  3338. dp_stats_buf->mac_id__word);
  3339. DP_PRINT_STATS("ppdu_recvd = %u",
  3340. dp_stats_buf->ppdu_recvd);
  3341. DP_PRINT_STATS("mpdu_cnt_fcs_ok = %u",
  3342. dp_stats_buf->mpdu_cnt_fcs_ok);
  3343. DP_PRINT_STATS("mpdu_cnt_fcs_err = %u",
  3344. dp_stats_buf->mpdu_cnt_fcs_err);
  3345. DP_PRINT_STATS("tcp_msdu_cnt = %u",
  3346. dp_stats_buf->tcp_msdu_cnt);
  3347. DP_PRINT_STATS("tcp_ack_msdu_cnt = %u",
  3348. dp_stats_buf->tcp_ack_msdu_cnt);
  3349. DP_PRINT_STATS("udp_msdu_cnt = %u",
  3350. dp_stats_buf->udp_msdu_cnt);
  3351. DP_PRINT_STATS("other_msdu_cnt = %u",
  3352. dp_stats_buf->other_msdu_cnt);
  3353. DP_PRINT_STATS("fw_ring_mpdu_ind = %u",
  3354. dp_stats_buf->fw_ring_mpdu_ind);
  3355. for (i = 0; i < DP_HTT_FW_RING_MGMT_SUBTYPE_LEN; i++) {
  3356. index += qdf_snprint(&fw_ring_mgmt_subtype[index],
  3357. DP_MAX_STRING_LEN - index,
  3358. " %u:%u,", i,
  3359. dp_stats_buf->fw_ring_mgmt_subtype[i]);
  3360. }
  3361. DP_PRINT_STATS("fw_ring_mgmt_subtype = %s ", fw_ring_mgmt_subtype);
  3362. index = 0;
  3363. for (i = 0; i < DP_HTT_FW_RING_CTRL_SUBTYPE_LEN; i++) {
  3364. index += qdf_snprint(&fw_ring_ctrl_subtype[index],
  3365. DP_MAX_STRING_LEN - index,
  3366. " %u:%u,", i,
  3367. dp_stats_buf->fw_ring_ctrl_subtype[i]);
  3368. }
  3369. DP_PRINT_STATS("fw_ring_ctrl_subtype = %s ", fw_ring_ctrl_subtype);
  3370. DP_PRINT_STATS("fw_ring_mcast_data_msdu = %u",
  3371. dp_stats_buf->fw_ring_mcast_data_msdu);
  3372. DP_PRINT_STATS("fw_ring_bcast_data_msdu = %u",
  3373. dp_stats_buf->fw_ring_bcast_data_msdu);
  3374. DP_PRINT_STATS("fw_ring_ucast_data_msdu = %u",
  3375. dp_stats_buf->fw_ring_ucast_data_msdu);
  3376. DP_PRINT_STATS("fw_ring_null_data_msdu = %u",
  3377. dp_stats_buf->fw_ring_null_data_msdu);
  3378. DP_PRINT_STATS("fw_ring_mpdu_drop = %u",
  3379. dp_stats_buf->fw_ring_mpdu_drop);
  3380. DP_PRINT_STATS("ofld_local_data_ind_cnt = %u",
  3381. dp_stats_buf->ofld_local_data_ind_cnt);
  3382. DP_PRINT_STATS("ofld_local_data_buf_recycle_cnt = %u",
  3383. dp_stats_buf->ofld_local_data_buf_recycle_cnt);
  3384. DP_PRINT_STATS("drx_local_data_ind_cnt = %u",
  3385. dp_stats_buf->drx_local_data_ind_cnt);
  3386. DP_PRINT_STATS("drx_local_data_buf_recycle_cnt = %u",
  3387. dp_stats_buf->drx_local_data_buf_recycle_cnt);
  3388. DP_PRINT_STATS("local_nondata_ind_cnt = %u",
  3389. dp_stats_buf->local_nondata_ind_cnt);
  3390. DP_PRINT_STATS("local_nondata_buf_recycle_cnt = %u",
  3391. dp_stats_buf->local_nondata_buf_recycle_cnt);
  3392. DP_PRINT_STATS("fw_status_buf_ring_refill_cnt = %u",
  3393. dp_stats_buf->fw_status_buf_ring_refill_cnt);
  3394. DP_PRINT_STATS("fw_status_buf_ring_empty_cnt = %u",
  3395. dp_stats_buf->fw_status_buf_ring_empty_cnt);
  3396. DP_PRINT_STATS("fw_pkt_buf_ring_refill_cnt = %u",
  3397. dp_stats_buf->fw_pkt_buf_ring_refill_cnt);
  3398. DP_PRINT_STATS("fw_pkt_buf_ring_empty_cnt = %u",
  3399. dp_stats_buf->fw_pkt_buf_ring_empty_cnt);
  3400. DP_PRINT_STATS("fw_link_buf_ring_refill_cnt = %u",
  3401. dp_stats_buf->fw_link_buf_ring_refill_cnt);
  3402. DP_PRINT_STATS("fw_link_buf_ring_empty_cnt = %u",
  3403. dp_stats_buf->fw_link_buf_ring_empty_cnt);
  3404. DP_PRINT_STATS("host_pkt_buf_ring_refill_cnt = %u",
  3405. dp_stats_buf->host_pkt_buf_ring_refill_cnt);
  3406. DP_PRINT_STATS("host_pkt_buf_ring_empty_cnt = %u",
  3407. dp_stats_buf->host_pkt_buf_ring_empty_cnt);
  3408. DP_PRINT_STATS("mon_pkt_buf_ring_refill_cnt = %u",
  3409. dp_stats_buf->mon_pkt_buf_ring_refill_cnt);
  3410. DP_PRINT_STATS("mon_pkt_buf_ring_empty_cnt = %u",
  3411. dp_stats_buf->mon_pkt_buf_ring_empty_cnt);
  3412. DP_PRINT_STATS("mon_status_buf_ring_refill_cnt = %u",
  3413. dp_stats_buf->mon_status_buf_ring_refill_cnt);
  3414. DP_PRINT_STATS("mon_status_buf_ring_empty_cnt = %u",
  3415. dp_stats_buf->mon_status_buf_ring_empty_cnt);
  3416. DP_PRINT_STATS("mon_desc_buf_ring_refill_cnt = %u",
  3417. dp_stats_buf->mon_desc_buf_ring_refill_cnt);
  3418. DP_PRINT_STATS("mon_desc_buf_ring_empty_cnt = %u",
  3419. dp_stats_buf->mon_desc_buf_ring_empty_cnt);
  3420. DP_PRINT_STATS("mon_dest_ring_update_cnt = %u",
  3421. dp_stats_buf->mon_dest_ring_update_cnt);
  3422. DP_PRINT_STATS("mon_dest_ring_full_cnt = %u",
  3423. dp_stats_buf->mon_dest_ring_full_cnt);
  3424. DP_PRINT_STATS("rx_suspend_cnt = %u",
  3425. dp_stats_buf->rx_suspend_cnt);
  3426. DP_PRINT_STATS("rx_suspend_fail_cnt = %u",
  3427. dp_stats_buf->rx_suspend_fail_cnt);
  3428. DP_PRINT_STATS("rx_resume_cnt = %u",
  3429. dp_stats_buf->rx_resume_cnt);
  3430. DP_PRINT_STATS("rx_resume_fail_cnt = %u",
  3431. dp_stats_buf->rx_resume_fail_cnt);
  3432. DP_PRINT_STATS("rx_ring_switch_cnt = %u",
  3433. dp_stats_buf->rx_ring_switch_cnt);
  3434. DP_PRINT_STATS("rx_ring_restore_cnt = %u",
  3435. dp_stats_buf->rx_ring_restore_cnt);
  3436. DP_PRINT_STATS("rx_flush_cnt = %u\n",
  3437. dp_stats_buf->rx_flush_cnt);
  3438. }
  3439. /*
  3440. * dp_print_rx_pdev_fw_ring_mpdu_err_tlv_v: display
  3441. * htt_rx_pdev_fw_ring_mpdu_err_tlv_v
  3442. * @tag_buf: buffer containing the tlv htt_rx_pdev_fw_ring_mpdu_err_tlv_v
  3443. *
  3444. * return:void
  3445. */
  3446. static inline void dp_print_rx_pdev_fw_ring_mpdu_err_tlv_v(uint32_t *tag_buf)
  3447. {
  3448. htt_rx_pdev_fw_ring_mpdu_err_tlv_v *dp_stats_buf =
  3449. (htt_rx_pdev_fw_ring_mpdu_err_tlv_v *)tag_buf;
  3450. uint8_t i;
  3451. uint16_t index = 0;
  3452. char *fw_ring_mpdu_err = qdf_mem_malloc(DP_MAX_STRING_LEN);
  3453. if (!fw_ring_mpdu_err) {
  3454. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3455. FL("Output buffer not allocated"));
  3456. return;
  3457. }
  3458. DP_PRINT_STATS("HTT_RX_PDEV_FW_RING_MPDU_ERR_TLV_V:");
  3459. for (i = 0; i < DP_HTT_FW_RING_MPDU_ERR_LEN; i++) {
  3460. index += qdf_snprint(&fw_ring_mpdu_err[index],
  3461. DP_MAX_STRING_LEN - index,
  3462. " %u:%u,", i,
  3463. dp_stats_buf->fw_ring_mpdu_err[i]);
  3464. }
  3465. DP_PRINT_STATS("fw_ring_mpdu_err = %s\n", fw_ring_mpdu_err);
  3466. qdf_mem_free(fw_ring_mpdu_err);
  3467. }
  3468. /*
  3469. * dp_print_rx_pdev_fw_mpdu_drop_tlv_v: display htt_rx_pdev_fw_mpdu_drop_tlv_v
  3470. * @tag_buf: buffer containing the tlv htt_rx_pdev_fw_mpdu_drop_tlv_v
  3471. *
  3472. * return:void
  3473. */
  3474. static inline void dp_print_rx_pdev_fw_mpdu_drop_tlv_v(uint32_t *tag_buf)
  3475. {
  3476. htt_rx_pdev_fw_mpdu_drop_tlv_v *dp_stats_buf =
  3477. (htt_rx_pdev_fw_mpdu_drop_tlv_v *)tag_buf;
  3478. uint8_t i;
  3479. uint16_t index = 0;
  3480. uint32_t tag_len = (HTT_STATS_TLV_LENGTH_GET(*tag_buf) >> 2);
  3481. char *fw_mpdu_drop = qdf_mem_malloc(DP_MAX_STRING_LEN);
  3482. if (!fw_mpdu_drop) {
  3483. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3484. FL("Output buffer not allocated"));
  3485. return;
  3486. }
  3487. tag_len = qdf_min(tag_len, (uint32_t)HTT_RX_STATS_FW_DROP_REASON_MAX);
  3488. DP_PRINT_STATS("HTT_RX_PDEV_FW_MPDU_DROP_TLV_V:");
  3489. for (i = 0; i < tag_len; i++) {
  3490. index += qdf_snprint(&fw_mpdu_drop[index],
  3491. DP_MAX_STRING_LEN - index,
  3492. " %u:%u,", i, dp_stats_buf->fw_mpdu_drop[i]);
  3493. }
  3494. DP_PRINT_STATS("fw_mpdu_drop = %s\n", fw_mpdu_drop);
  3495. qdf_mem_free(fw_mpdu_drop);
  3496. }
  3497. /*
  3498. * dp_print_rx_soc_fw_refill_ring_num_rxdma_err_tlv() - Accounts for rxdma error
  3499. * packets
  3500. *
  3501. * tag_buf - Buffer
  3502. * Return - NULL
  3503. */
  3504. static inline void dp_print_rx_soc_fw_refill_ring_num_rxdma_err_tlv(uint32_t *tag_buf)
  3505. {
  3506. htt_rx_soc_fw_refill_ring_num_rxdma_err_tlv_v *dp_stats_buf =
  3507. (htt_rx_soc_fw_refill_ring_num_rxdma_err_tlv_v *)tag_buf;
  3508. uint8_t i;
  3509. uint16_t index = 0;
  3510. char rxdma_err_cnt[DP_MAX_STRING_LEN];
  3511. uint32_t tag_len = (HTT_STATS_TLV_LENGTH_GET(*tag_buf) >> 2);
  3512. tag_len = qdf_min(tag_len, (uint32_t)HTT_RX_RXDMA_MAX_ERR_CODE);
  3513. DP_PRINT_STATS("HTT_RX_SOC_FW_REFILL_RING_NUM_RXDMA_ERR_TLV_V");
  3514. for (i = 0; i < tag_len; i++) {
  3515. index += snprintf(&rxdma_err_cnt[index],
  3516. DP_MAX_STRING_LEN - index,
  3517. " %u:%u,", i,
  3518. dp_stats_buf->rxdma_err[i]);
  3519. }
  3520. DP_PRINT_STATS("rxdma_err = %s\n", rxdma_err_cnt);
  3521. }
  3522. /*
  3523. * dp_print_rx_soc_fw_refill_ring_num_reo_err_tlv() - Accounts for reo error
  3524. * packets
  3525. *
  3526. * tag_buf - Buffer
  3527. * Return - NULL
  3528. */
  3529. static inline void dp_print_rx_soc_fw_refill_ring_num_reo_err_tlv(uint32_t *tag_buf)
  3530. {
  3531. htt_rx_soc_fw_refill_ring_num_reo_err_tlv_v *dp_stats_buf =
  3532. (htt_rx_soc_fw_refill_ring_num_reo_err_tlv_v *)tag_buf;
  3533. uint8_t i;
  3534. uint16_t index = 0;
  3535. char reo_err_cnt[DP_MAX_STRING_LEN];
  3536. uint32_t tag_len = (HTT_STATS_TLV_LENGTH_GET(*tag_buf) >> 2);
  3537. tag_len = qdf_min(tag_len, (uint32_t)HTT_RX_REO_MAX_ERR_CODE);
  3538. DP_PRINT_STATS("HTT_RX_SOC_FW_REFILL_RING_NUM_REO_ERR_TLV_V");
  3539. for (i = 0; i < tag_len; i++) {
  3540. index += snprintf(&reo_err_cnt[index],
  3541. DP_MAX_STRING_LEN - index,
  3542. " %u:%u,", i,
  3543. dp_stats_buf->reo_err[i]);
  3544. }
  3545. DP_PRINT_STATS("reo_err = %s\n", reo_err_cnt);
  3546. }
  3547. /*
  3548. * dp_print_rx_reo_debug_stats_tlv() - REO Statistics
  3549. *
  3550. * tag_buf - Buffer
  3551. * Return - NULL
  3552. */
  3553. static inline void dp_print_rx_reo_debug_stats_tlv(uint32_t *tag_buf)
  3554. {
  3555. htt_rx_reo_resource_stats_tlv_v *dp_stats_buf =
  3556. (htt_rx_reo_resource_stats_tlv_v *)tag_buf;
  3557. DP_PRINT_STATS("HTT_RX_REO_RESOURCE_STATS_TLV");
  3558. DP_PRINT_STATS("sample_id: %u ",
  3559. dp_stats_buf->sample_id);
  3560. DP_PRINT_STATS("total_max: %u ",
  3561. dp_stats_buf->total_max);
  3562. DP_PRINT_STATS("total_avg: %u ",
  3563. dp_stats_buf->total_avg);
  3564. DP_PRINT_STATS("total_sample: %u ",
  3565. dp_stats_buf->total_sample);
  3566. DP_PRINT_STATS("non_zeros_avg: %u ",
  3567. dp_stats_buf->non_zeros_avg);
  3568. DP_PRINT_STATS("non_zeros_sample: %u ",
  3569. dp_stats_buf->non_zeros_sample);
  3570. DP_PRINT_STATS("last_non_zeros_max: %u ",
  3571. dp_stats_buf->last_non_zeros_max);
  3572. DP_PRINT_STATS("last_non_zeros_min: %u ",
  3573. dp_stats_buf->last_non_zeros_min);
  3574. DP_PRINT_STATS("last_non_zeros_avg: %u ",
  3575. dp_stats_buf->last_non_zeros_avg);
  3576. DP_PRINT_STATS("last_non_zeros_sample: %u\n ",
  3577. dp_stats_buf->last_non_zeros_sample);
  3578. }
  3579. /*
  3580. * dp_print_rx_pdev_fw_stats_phy_err_tlv() - Accounts for phy errors
  3581. *
  3582. * tag_buf - Buffer
  3583. * Return - NULL
  3584. */
  3585. static inline void dp_print_rx_pdev_fw_stats_phy_err_tlv(uint32_t *tag_buf)
  3586. {
  3587. htt_rx_pdev_fw_stats_phy_err_tlv *dp_stats_buf =
  3588. (htt_rx_pdev_fw_stats_phy_err_tlv *)tag_buf;
  3589. uint8_t i = 0;
  3590. uint16_t index = 0;
  3591. char phy_errs[DP_MAX_STRING_LEN];
  3592. DP_PRINT_STATS("HTT_RX_PDEV_FW_STATS_PHY_ERR_TLV");
  3593. DP_PRINT_STATS("mac_id_word: %u",
  3594. dp_stats_buf->mac_id__word);
  3595. DP_PRINT_STATS("total_phy_err_cnt: %u",
  3596. dp_stats_buf->total_phy_err_cnt);
  3597. for (i = 0; i < HTT_STATS_PHY_ERR_MAX; i++) {
  3598. index += snprintf(&phy_errs[index],
  3599. DP_MAX_STRING_LEN - index,
  3600. " %u:%u,", i, dp_stats_buf->phy_err[i]);
  3601. }
  3602. DP_PRINT_STATS("phy_errs: %s\n", phy_errs);
  3603. }
  3604. /*
  3605. * dp_htt_stats_print_tag: function to select the tag type and
  3606. * print the corresponding tag structure
  3607. * @pdev: pdev pointer
  3608. * @tag_type: tag type that is to be printed
  3609. * @tag_buf: pointer to the tag structure
  3610. *
  3611. * return: void
  3612. */
  3613. void dp_htt_stats_print_tag(struct dp_pdev *pdev,
  3614. uint8_t tag_type, uint32_t *tag_buf)
  3615. {
  3616. switch (tag_type) {
  3617. case HTT_STATS_TX_PDEV_CMN_TAG:
  3618. dp_print_tx_pdev_stats_cmn_tlv(tag_buf);
  3619. break;
  3620. case HTT_STATS_TX_PDEV_UNDERRUN_TAG:
  3621. dp_print_tx_pdev_stats_urrn_tlv_v(tag_buf);
  3622. break;
  3623. case HTT_STATS_TX_PDEV_SIFS_TAG:
  3624. dp_print_tx_pdev_stats_sifs_tlv_v(tag_buf);
  3625. break;
  3626. case HTT_STATS_TX_PDEV_FLUSH_TAG:
  3627. dp_print_tx_pdev_stats_flush_tlv_v(tag_buf);
  3628. break;
  3629. case HTT_STATS_TX_PDEV_PHY_ERR_TAG:
  3630. dp_print_tx_pdev_stats_phy_err_tlv_v(tag_buf);
  3631. break;
  3632. case HTT_STATS_STRING_TAG:
  3633. dp_print_stats_string_tlv(tag_buf);
  3634. break;
  3635. case HTT_STATS_TX_HWQ_CMN_TAG:
  3636. dp_print_tx_hwq_stats_cmn_tlv(tag_buf);
  3637. break;
  3638. case HTT_STATS_TX_HWQ_DIFS_LATENCY_TAG:
  3639. dp_print_tx_hwq_difs_latency_stats_tlv_v(tag_buf);
  3640. break;
  3641. case HTT_STATS_TX_HWQ_CMD_RESULT_TAG:
  3642. dp_print_tx_hwq_cmd_result_stats_tlv_v(tag_buf);
  3643. break;
  3644. case HTT_STATS_TX_HWQ_CMD_STALL_TAG:
  3645. dp_print_tx_hwq_cmd_stall_stats_tlv_v(tag_buf);
  3646. break;
  3647. case HTT_STATS_TX_HWQ_FES_STATUS_TAG:
  3648. dp_print_tx_hwq_fes_result_stats_tlv_v(tag_buf);
  3649. break;
  3650. case HTT_STATS_TX_TQM_GEN_MPDU_TAG:
  3651. dp_print_tx_tqm_gen_mpdu_stats_tlv_v(tag_buf);
  3652. break;
  3653. case HTT_STATS_TX_TQM_LIST_MPDU_TAG:
  3654. dp_print_tx_tqm_list_mpdu_stats_tlv_v(tag_buf);
  3655. break;
  3656. case HTT_STATS_TX_TQM_LIST_MPDU_CNT_TAG:
  3657. dp_print_tx_tqm_list_mpdu_cnt_tlv_v(tag_buf);
  3658. break;
  3659. case HTT_STATS_TX_TQM_CMN_TAG:
  3660. dp_print_tx_tqm_cmn_stats_tlv(tag_buf);
  3661. break;
  3662. case HTT_STATS_TX_TQM_PDEV_TAG:
  3663. dp_print_tx_tqm_pdev_stats_tlv_v(tag_buf);
  3664. break;
  3665. case HTT_STATS_TX_TQM_CMDQ_STATUS_TAG:
  3666. dp_print_tx_tqm_cmdq_status_tlv(tag_buf);
  3667. break;
  3668. case HTT_STATS_TX_DE_EAPOL_PACKETS_TAG:
  3669. dp_print_tx_de_eapol_packets_stats_tlv(tag_buf);
  3670. break;
  3671. case HTT_STATS_TX_DE_CLASSIFY_FAILED_TAG:
  3672. dp_print_tx_de_classify_failed_stats_tlv(tag_buf);
  3673. break;
  3674. case HTT_STATS_TX_DE_CLASSIFY_STATS_TAG:
  3675. dp_print_tx_de_classify_stats_tlv(tag_buf);
  3676. break;
  3677. case HTT_STATS_TX_DE_CLASSIFY_STATUS_TAG:
  3678. dp_print_tx_de_classify_status_stats_tlv(tag_buf);
  3679. break;
  3680. case HTT_STATS_TX_DE_ENQUEUE_PACKETS_TAG:
  3681. dp_print_tx_de_enqueue_packets_stats_tlv(tag_buf);
  3682. break;
  3683. case HTT_STATS_TX_DE_ENQUEUE_DISCARD_TAG:
  3684. dp_print_tx_de_enqueue_discard_stats_tlv(tag_buf);
  3685. break;
  3686. case HTT_STATS_TX_DE_CMN_TAG:
  3687. dp_print_tx_de_cmn_stats_tlv(tag_buf);
  3688. break;
  3689. case HTT_STATS_RING_IF_TAG:
  3690. dp_print_ring_if_stats_tlv(tag_buf);
  3691. break;
  3692. case HTT_STATS_TX_PDEV_MU_MIMO_STATS_TAG:
  3693. dp_print_tx_pdev_mu_mimo_sch_stats_tlv(tag_buf);
  3694. break;
  3695. case HTT_STATS_SFM_CMN_TAG:
  3696. dp_print_sfm_cmn_tlv(tag_buf);
  3697. break;
  3698. case HTT_STATS_SRING_STATS_TAG:
  3699. dp_print_sring_stats_tlv(tag_buf);
  3700. break;
  3701. case HTT_STATS_RX_PDEV_FW_STATS_TAG:
  3702. dp_print_rx_pdev_fw_stats_tlv(tag_buf);
  3703. break;
  3704. case HTT_STATS_RX_PDEV_FW_RING_MPDU_ERR_TAG:
  3705. dp_print_rx_pdev_fw_ring_mpdu_err_tlv_v(tag_buf);
  3706. break;
  3707. case HTT_STATS_RX_PDEV_FW_MPDU_DROP_TAG:
  3708. dp_print_rx_pdev_fw_mpdu_drop_tlv_v(tag_buf);
  3709. break;
  3710. case HTT_STATS_RX_SOC_FW_STATS_TAG:
  3711. dp_print_rx_soc_fw_stats_tlv(tag_buf);
  3712. break;
  3713. case HTT_STATS_RX_SOC_FW_REFILL_RING_EMPTY_TAG:
  3714. dp_print_rx_soc_fw_refill_ring_empty_tlv_v(tag_buf);
  3715. break;
  3716. case HTT_STATS_RX_SOC_FW_REFILL_RING_NUM_REFILL_TAG:
  3717. dp_print_rx_soc_fw_refill_ring_num_refill_tlv_v(
  3718. tag_buf);
  3719. break;
  3720. case HTT_STATS_TX_PDEV_RATE_STATS_TAG:
  3721. dp_print_tx_pdev_rate_stats_tlv(tag_buf);
  3722. break;
  3723. case HTT_STATS_RX_PDEV_RATE_STATS_TAG:
  3724. dp_print_rx_pdev_rate_stats_tlv(pdev, tag_buf);
  3725. break;
  3726. case HTT_STATS_RX_PDEV_RATE_EXT_STATS_TAG:
  3727. dp_print_rx_pdev_rate_ext_stats_tlv(pdev, tag_buf);
  3728. break;
  3729. case HTT_STATS_TX_PDEV_SCHEDULER_TXQ_STATS_TAG:
  3730. dp_print_tx_pdev_stats_sched_per_txq_tlv(tag_buf);
  3731. break;
  3732. case HTT_STATS_TX_SCHED_CMN_TAG:
  3733. dp_print_stats_tx_sched_cmn_tlv(tag_buf);
  3734. break;
  3735. case HTT_STATS_TX_PDEV_MPDU_STATS_TAG:
  3736. dp_print_tx_pdev_mu_mimo_mpdu_stats_tlv(tag_buf);
  3737. break;
  3738. case HTT_STATS_SCHED_TXQ_CMD_POSTED_TAG:
  3739. dp_print_sched_txq_cmd_posted_tlv_v(tag_buf);
  3740. break;
  3741. case HTT_STATS_RING_IF_CMN_TAG:
  3742. dp_print_ring_if_cmn_tlv(tag_buf);
  3743. break;
  3744. case HTT_STATS_SFM_CLIENT_USER_TAG:
  3745. dp_print_sfm_client_user_tlv_v(tag_buf);
  3746. break;
  3747. case HTT_STATS_SFM_CLIENT_TAG:
  3748. dp_print_sfm_client_tlv(tag_buf);
  3749. break;
  3750. case HTT_STATS_TX_TQM_ERROR_STATS_TAG:
  3751. dp_print_tx_tqm_error_stats_tlv(tag_buf);
  3752. break;
  3753. case HTT_STATS_SCHED_TXQ_CMD_REAPED_TAG:
  3754. dp_print_sched_txq_cmd_reaped_tlv_v(tag_buf);
  3755. break;
  3756. case HTT_STATS_SRING_CMN_TAG:
  3757. dp_print_sring_cmn_tlv(tag_buf);
  3758. break;
  3759. case HTT_STATS_TX_SELFGEN_AC_ERR_STATS_TAG:
  3760. dp_print_tx_selfgen_ac_err_stats_tlv(tag_buf);
  3761. break;
  3762. case HTT_STATS_TX_SELFGEN_CMN_STATS_TAG:
  3763. dp_print_tx_selfgen_cmn_stats_tlv(tag_buf);
  3764. break;
  3765. case HTT_STATS_TX_SELFGEN_AC_STATS_TAG:
  3766. dp_print_tx_selfgen_ac_stats_tlv(tag_buf);
  3767. break;
  3768. case HTT_STATS_TX_SELFGEN_AX_STATS_TAG:
  3769. dp_print_tx_selfgen_ax_stats_tlv(tag_buf);
  3770. break;
  3771. case HTT_STATS_TX_SELFGEN_AX_ERR_STATS_TAG:
  3772. dp_print_tx_selfgen_ax_err_stats_tlv(tag_buf);
  3773. break;
  3774. case HTT_STATS_TX_HWQ_MUMIMO_SCH_STATS_TAG:
  3775. dp_print_tx_hwq_mu_mimo_sch_stats_tlv(tag_buf);
  3776. break;
  3777. case HTT_STATS_TX_HWQ_MUMIMO_MPDU_STATS_TAG:
  3778. dp_print_tx_hwq_mu_mimo_mpdu_stats_tlv(tag_buf);
  3779. break;
  3780. case HTT_STATS_TX_HWQ_MUMIMO_CMN_STATS_TAG:
  3781. dp_print_tx_hwq_mu_mimo_cmn_stats_tlv(tag_buf);
  3782. break;
  3783. case HTT_STATS_HW_INTR_MISC_TAG:
  3784. dp_print_hw_stats_intr_misc_tlv(tag_buf);
  3785. break;
  3786. case HTT_STATS_HW_WD_TIMEOUT_TAG:
  3787. dp_print_hw_stats_wd_timeout_tlv(tag_buf);
  3788. break;
  3789. case HTT_STATS_HW_PDEV_ERRS_TAG:
  3790. dp_print_hw_stats_pdev_errs_tlv(tag_buf);
  3791. break;
  3792. case HTT_STATS_COUNTER_NAME_TAG:
  3793. dp_print_counter_tlv(tag_buf);
  3794. break;
  3795. case HTT_STATS_TX_TID_DETAILS_TAG:
  3796. dp_print_tx_tid_stats_tlv(tag_buf);
  3797. break;
  3798. case HTT_STATS_TX_TID_DETAILS_V1_TAG:
  3799. dp_print_tx_tid_stats_v1_tlv(tag_buf);
  3800. break;
  3801. case HTT_STATS_RX_TID_DETAILS_TAG:
  3802. dp_print_rx_tid_stats_tlv(tag_buf);
  3803. break;
  3804. case HTT_STATS_PEER_STATS_CMN_TAG:
  3805. dp_print_peer_stats_cmn_tlv(tag_buf);
  3806. break;
  3807. case HTT_STATS_PEER_DETAILS_TAG:
  3808. dp_print_peer_details_tlv(tag_buf);
  3809. break;
  3810. case HTT_STATS_PEER_MSDU_FLOWQ_TAG:
  3811. dp_print_msdu_flow_stats_tlv(tag_buf);
  3812. break;
  3813. case HTT_STATS_PEER_TX_RATE_STATS_TAG:
  3814. dp_print_tx_peer_rate_stats_tlv(tag_buf);
  3815. break;
  3816. case HTT_STATS_PEER_RX_RATE_STATS_TAG:
  3817. dp_print_rx_peer_rate_stats_tlv(tag_buf);
  3818. break;
  3819. case HTT_STATS_TX_DE_COMPL_STATS_TAG:
  3820. dp_print_tx_de_compl_stats_tlv(tag_buf);
  3821. break;
  3822. case HTT_STATS_RX_REFILL_RXDMA_ERR_TAG:
  3823. dp_print_rx_soc_fw_refill_ring_num_rxdma_err_tlv(tag_buf);
  3824. break;
  3825. case HTT_STATS_RX_REFILL_REO_ERR_TAG:
  3826. dp_print_rx_soc_fw_refill_ring_num_reo_err_tlv(tag_buf);
  3827. break;
  3828. case HTT_STATS_RX_REO_RESOURCE_STATS_TAG:
  3829. dp_print_rx_reo_debug_stats_tlv(tag_buf);
  3830. break;
  3831. case HTT_STATS_RX_PDEV_FW_STATS_PHY_ERR_TAG:
  3832. dp_print_rx_pdev_fw_stats_phy_err_tlv(tag_buf);
  3833. break;
  3834. default:
  3835. break;
  3836. }
  3837. }
  3838. /*
  3839. * dp_htt_stats_copy_tag: function to select the tag type and
  3840. * copy the corresponding tag structure
  3841. * @pdev: DP_PDEV handle
  3842. * @tag_type: tag type that is to be printed
  3843. * @tag_buf: pointer to the tag structure
  3844. *
  3845. * return: void
  3846. */
  3847. void dp_htt_stats_copy_tag(struct dp_pdev *pdev, uint8_t tag_type, uint32_t *tag_buf)
  3848. {
  3849. void *dest_ptr = NULL;
  3850. uint32_t size = 0;
  3851. switch (tag_type) {
  3852. case HTT_STATS_TX_PDEV_CMN_TAG:
  3853. dest_ptr = &pdev->stats.htt_tx_pdev_stats.cmn_tlv;
  3854. size = sizeof(htt_tx_pdev_stats_cmn_tlv);
  3855. break;
  3856. case HTT_STATS_TX_PDEV_UNDERRUN_TAG:
  3857. dest_ptr = &pdev->stats.htt_tx_pdev_stats.underrun_tlv;
  3858. size = sizeof(htt_tx_pdev_stats_urrn_tlv_v);
  3859. break;
  3860. case HTT_STATS_TX_PDEV_SIFS_TAG:
  3861. dest_ptr = &pdev->stats.htt_tx_pdev_stats.sifs_tlv;
  3862. size = sizeof(htt_tx_pdev_stats_sifs_tlv_v);
  3863. break;
  3864. case HTT_STATS_TX_PDEV_FLUSH_TAG:
  3865. dest_ptr = &pdev->stats.htt_tx_pdev_stats.flush_tlv;
  3866. size = sizeof(htt_tx_pdev_stats_flush_tlv_v);
  3867. break;
  3868. case HTT_STATS_TX_PDEV_PHY_ERR_TAG:
  3869. dest_ptr = &pdev->stats.htt_tx_pdev_stats.phy_err_tlv;
  3870. size = sizeof(htt_tx_pdev_stats_phy_err_tlv_v);
  3871. break;
  3872. case HTT_STATS_RX_PDEV_FW_STATS_TAG:
  3873. dest_ptr = &pdev->stats.htt_rx_pdev_stats.fw_stats_tlv;
  3874. size = sizeof(htt_rx_pdev_fw_stats_tlv);
  3875. break;
  3876. case HTT_STATS_RX_SOC_FW_STATS_TAG:
  3877. dest_ptr = &pdev->stats.htt_rx_pdev_stats.soc_stats.fw_tlv;
  3878. size = sizeof(htt_rx_soc_fw_stats_tlv);
  3879. break;
  3880. case HTT_STATS_RX_SOC_FW_REFILL_RING_EMPTY_TAG:
  3881. dest_ptr = &pdev->stats.htt_rx_pdev_stats.soc_stats.fw_refill_ring_empty_tlv;
  3882. size = sizeof(htt_rx_soc_fw_refill_ring_empty_tlv_v);
  3883. break;
  3884. case HTT_STATS_RX_SOC_FW_REFILL_RING_NUM_REFILL_TAG:
  3885. dest_ptr = &pdev->stats.htt_rx_pdev_stats.soc_stats.fw_refill_ring_num_refill_tlv;
  3886. size = sizeof(htt_rx_soc_fw_refill_ring_num_refill_tlv_v);
  3887. break;
  3888. case HTT_STATS_RX_PDEV_FW_RING_MPDU_ERR_TAG:
  3889. dest_ptr = &pdev->stats.htt_rx_pdev_stats.fw_ring_mpdu_err_tlv;
  3890. size = sizeof(htt_rx_pdev_fw_ring_mpdu_err_tlv_v);
  3891. break;
  3892. case HTT_STATS_RX_PDEV_FW_MPDU_DROP_TAG:
  3893. dest_ptr = &pdev->stats.htt_rx_pdev_stats.fw_ring_mpdu_drop;
  3894. size = sizeof(htt_rx_pdev_fw_mpdu_drop_tlv_v);
  3895. break;
  3896. default:
  3897. break;
  3898. }
  3899. if (dest_ptr)
  3900. qdf_mem_copy(dest_ptr, tag_buf, size);
  3901. }
  3902. #ifdef VDEV_PEER_PROTOCOL_COUNT
  3903. #ifdef VDEV_PEER_PROTOCOL_COUNT_TESTING
  3904. static QDF_STATUS dp_peer_stats_update_protocol_test_cnt(struct dp_vdev *vdev,
  3905. bool is_egress,
  3906. bool is_rx)
  3907. {
  3908. int mask;
  3909. if (is_egress)
  3910. if (is_rx)
  3911. mask = VDEV_PEER_PROTOCOL_RX_EGRESS_MASK;
  3912. else
  3913. mask = VDEV_PEER_PROTOCOL_TX_EGRESS_MASK;
  3914. else
  3915. if (is_rx)
  3916. mask = VDEV_PEER_PROTOCOL_RX_INGRESS_MASK;
  3917. else
  3918. mask = VDEV_PEER_PROTOCOL_TX_INGRESS_MASK;
  3919. if (qdf_unlikely(vdev->peer_protocol_count_dropmask & mask)) {
  3920. dp_info("drop mask set %x", vdev->peer_protocol_count_dropmask);
  3921. return QDF_STATUS_SUCCESS;
  3922. }
  3923. return QDF_STATUS_E_FAILURE;
  3924. }
  3925. #else
  3926. static QDF_STATUS dp_peer_stats_update_protocol_test_cnt(struct dp_vdev *vdev,
  3927. bool is_egress,
  3928. bool is_rx)
  3929. {
  3930. return QDF_STATUS_E_FAILURE;
  3931. }
  3932. #endif
  3933. void dp_vdev_peer_stats_update_protocol_cnt(struct dp_vdev *vdev,
  3934. qdf_nbuf_t nbuf,
  3935. struct dp_peer *peer,
  3936. bool is_egress,
  3937. bool is_rx)
  3938. {
  3939. struct cdp_peer_stats *peer_stats;
  3940. struct protocol_trace_count *protocol_trace_cnt;
  3941. enum cdp_protocol_trace prot;
  3942. struct dp_soc *soc;
  3943. struct ether_header *eh;
  3944. char *mac;
  3945. bool new_peer_ref = false;
  3946. if (qdf_likely(!vdev->peer_protocol_count_track))
  3947. return;
  3948. if (qdf_unlikely(dp_peer_stats_update_protocol_test_cnt(vdev,
  3949. is_egress,
  3950. is_rx) ==
  3951. QDF_STATUS_SUCCESS))
  3952. return;
  3953. soc = vdev->pdev->soc;
  3954. eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  3955. if (is_rx)
  3956. mac = eh->ether_shost;
  3957. else
  3958. mac = eh->ether_dhost;
  3959. if (!peer) {
  3960. peer = dp_peer_find_hash_find(soc, mac, 0, vdev->vdev_id);
  3961. new_peer_ref = true;
  3962. if (!peer)
  3963. return;
  3964. }
  3965. peer_stats = &peer->stats;
  3966. if (qdf_nbuf_is_icmp_pkt(nbuf) == true)
  3967. prot = CDP_TRACE_ICMP;
  3968. else if (qdf_nbuf_is_ipv4_arp_pkt(nbuf) == true)
  3969. prot = CDP_TRACE_ARP;
  3970. else if (qdf_nbuf_is_ipv4_eapol_pkt(nbuf) == true)
  3971. prot = CDP_TRACE_EAP;
  3972. else
  3973. goto dp_vdev_peer_stats_update_protocol_cnt_free_peer;
  3974. if (is_rx)
  3975. protocol_trace_cnt = peer_stats->rx.protocol_trace_cnt;
  3976. else
  3977. protocol_trace_cnt = peer_stats->tx.protocol_trace_cnt;
  3978. if (is_egress)
  3979. protocol_trace_cnt[prot].egress_cnt++;
  3980. else
  3981. protocol_trace_cnt[prot].ingress_cnt++;
  3982. dp_vdev_peer_stats_update_protocol_cnt_free_peer:
  3983. if (new_peer_ref)
  3984. dp_peer_unref_delete(peer);
  3985. }
  3986. void dp_peer_stats_update_protocol_cnt(struct cdp_soc_t *soc,
  3987. int8_t vdev_id,
  3988. qdf_nbuf_t nbuf,
  3989. bool is_egress,
  3990. bool is_rx)
  3991. {
  3992. struct dp_vdev *vdev;
  3993. vdev = dp_get_vdev_from_soc_vdev_id_wifi3((struct dp_soc *)soc,
  3994. vdev_id);
  3995. if (qdf_likely(!vdev->peer_protocol_count_track))
  3996. return;
  3997. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, is_egress,
  3998. is_rx);
  3999. }
  4000. #endif
  4001. QDF_STATUS dp_peer_stats_notify(struct dp_pdev *dp_pdev, struct dp_peer *peer)
  4002. {
  4003. struct cdp_interface_peer_stats peer_stats_intf;
  4004. struct cdp_peer_stats *peer_stats = &peer->stats;
  4005. if (!peer->vdev)
  4006. return QDF_STATUS_E_FAULT;
  4007. qdf_mem_zero(&peer_stats_intf, sizeof(peer_stats_intf));
  4008. if (peer_stats->rx.last_rssi != peer_stats->rx.rssi)
  4009. peer_stats_intf.rssi_changed = true;
  4010. if ((peer_stats->rx.rssi && peer_stats_intf.rssi_changed) ||
  4011. (peer_stats->tx.tx_rate &&
  4012. peer_stats->tx.tx_rate != peer_stats->tx.last_tx_rate)) {
  4013. qdf_mem_copy(peer_stats_intf.peer_mac, peer->mac_addr.raw,
  4014. QDF_MAC_ADDR_SIZE);
  4015. peer_stats_intf.vdev_id = peer->vdev->vdev_id;
  4016. peer_stats_intf.last_peer_tx_rate = peer_stats->tx.last_tx_rate;
  4017. peer_stats_intf.peer_tx_rate = peer_stats->tx.tx_rate;
  4018. peer_stats_intf.peer_rssi = peer_stats->rx.rssi;
  4019. peer_stats_intf.tx_packet_count = peer_stats->tx.ucast.num;
  4020. peer_stats_intf.rx_packet_count = peer_stats->rx.to_stack.num;
  4021. peer_stats_intf.tx_byte_count = peer_stats->tx.tx_success.bytes;
  4022. peer_stats_intf.rx_byte_count = peer_stats->rx.to_stack.bytes;
  4023. peer_stats_intf.per = peer_stats->tx.last_per;
  4024. peer_stats_intf.ack_rssi = peer_stats->tx.last_ack_rssi;
  4025. dp_wdi_event_handler(WDI_EVENT_PEER_STATS, dp_pdev->soc,
  4026. (void *)&peer_stats_intf, 0,
  4027. WDI_NO_VAL, dp_pdev->pdev_id);
  4028. }
  4029. return QDF_STATUS_SUCCESS;
  4030. }
  4031. #ifdef QCA_ENH_V3_STATS_SUPPORT
  4032. /**
  4033. * dp_vow_str_fw_to_hw_delay() - Return string for a delay
  4034. * @index: Index of delay
  4035. *
  4036. * Return: char const pointer
  4037. */
  4038. static inline const char *dp_vow_str_fw_to_hw_delay(uint8_t index)
  4039. {
  4040. if (index > CDP_DELAY_BUCKET_MAX) {
  4041. return "Invalid index";
  4042. }
  4043. return fw_to_hw_delay_bucket[index];
  4044. }
  4045. /**
  4046. * dp_vow_str_sw_enq_delay() - Return string for a delay
  4047. * @index: Index of delay
  4048. *
  4049. * Return: char const pointer
  4050. */
  4051. static inline const char *dp_vow_str_sw_enq_delay(uint8_t index)
  4052. {
  4053. if (index > CDP_DELAY_BUCKET_MAX) {
  4054. return "Invalid index";
  4055. }
  4056. return sw_enq_delay_bucket[index];
  4057. }
  4058. /**
  4059. * dp_vow_str_intfrm_delay() - Return string for a delay
  4060. * @index: Index of delay
  4061. *
  4062. * Return: char const pointer
  4063. */
  4064. static inline const char *dp_vow_str_intfrm_delay(uint8_t index)
  4065. {
  4066. if (index > CDP_DELAY_BUCKET_MAX) {
  4067. return "Invalid index";
  4068. }
  4069. return intfrm_delay_bucket[index];
  4070. }
  4071. /**
  4072. * dp_accumulate_delay_stats() - Update delay stats members
  4073. * @total: Update stats total structure
  4074. * @per_ring: per ring structures from where stats need to be accumulated
  4075. *
  4076. * Return: void
  4077. */
  4078. static void
  4079. dp_accumulate_delay_stats(struct cdp_delay_stats *total,
  4080. struct cdp_delay_stats *per_ring)
  4081. {
  4082. uint8_t index;
  4083. for (index = 0; index < CDP_DELAY_BUCKET_MAX; index++)
  4084. total->delay_bucket[index] += per_ring->delay_bucket[index];
  4085. total->min_delay = QDF_MIN(total->min_delay, per_ring->min_delay);
  4086. total->max_delay = QDF_MAX(total->max_delay, per_ring->max_delay);
  4087. total->avg_delay = (total->avg_delay + per_ring->avg_delay) / 2;
  4088. }
  4089. /**
  4090. * dp_accumulate_tid_stats() - Accumulate TID stats from each ring
  4091. * @pdev: pdev handle
  4092. * @tid: traffic ID
  4093. * @total_tx: fill this tx structure to get stats from all wbm rings
  4094. * @total_rx: fill this rx structure to get stats from all reo rings
  4095. * @type: delay stats or regular frame counters
  4096. *
  4097. * Return: void
  4098. */
  4099. static void
  4100. dp_accumulate_tid_stats(struct dp_pdev *pdev, uint8_t tid,
  4101. struct cdp_tid_tx_stats *total_tx,
  4102. struct cdp_tid_rx_stats *total_rx, uint8_t type)
  4103. {
  4104. uint8_t ring_id = 0, drop = 0, tqm_status_idx = 0, htt_status_idx = 0;
  4105. struct cdp_tid_stats *tid_stats = &pdev->stats.tid_stats;
  4106. struct cdp_tid_tx_stats *per_ring_tx = NULL;
  4107. struct cdp_tid_rx_stats *per_ring_rx = NULL;
  4108. if (wlan_cfg_get_dp_soc_nss_cfg(pdev->soc->wlan_cfg_ctx)) {
  4109. qdf_mem_copy(total_tx, &tid_stats->tid_tx_stats[0][tid],
  4110. sizeof(struct cdp_tid_tx_stats));
  4111. qdf_mem_copy(total_rx, &tid_stats->tid_rx_stats[0][tid],
  4112. sizeof(struct cdp_tid_rx_stats));
  4113. return;
  4114. } else {
  4115. qdf_mem_zero(total_tx, sizeof(struct cdp_tid_tx_stats));
  4116. qdf_mem_zero(total_rx, sizeof(struct cdp_tid_rx_stats));
  4117. }
  4118. switch (type) {
  4119. case TID_COUNTER_STATS:
  4120. {
  4121. for (ring_id = 0; ring_id < CDP_MAX_TX_COMP_RINGS; ring_id++) {
  4122. per_ring_tx = &tid_stats->tid_tx_stats[ring_id][tid];
  4123. total_tx->success_cnt += per_ring_tx->success_cnt;
  4124. for (tqm_status_idx = 0; tqm_status_idx < CDP_MAX_TX_TQM_STATUS; tqm_status_idx++) {
  4125. total_tx->tqm_status_cnt[tqm_status_idx] +=
  4126. per_ring_tx->tqm_status_cnt[tqm_status_idx];
  4127. }
  4128. for (htt_status_idx = 0; htt_status_idx < CDP_MAX_TX_HTT_STATUS; htt_status_idx++) {
  4129. total_tx->htt_status_cnt[htt_status_idx] +=
  4130. per_ring_tx->htt_status_cnt[htt_status_idx];
  4131. }
  4132. for (drop = 0; drop < TX_MAX_DROP; drop++)
  4133. total_tx->swdrop_cnt[drop] +=
  4134. per_ring_tx->swdrop_cnt[drop];
  4135. }
  4136. for (ring_id = 0; ring_id < CDP_MAX_RX_RINGS; ring_id++) {
  4137. per_ring_rx = &tid_stats->tid_rx_stats[ring_id][tid];
  4138. total_rx->delivered_to_stack +=
  4139. per_ring_rx->delivered_to_stack;
  4140. total_rx->intrabss_cnt += per_ring_rx->intrabss_cnt;
  4141. total_rx->msdu_cnt += per_ring_rx->msdu_cnt;
  4142. total_rx->mcast_msdu_cnt += per_ring_rx->mcast_msdu_cnt;
  4143. total_rx->bcast_msdu_cnt += per_ring_rx->bcast_msdu_cnt;
  4144. for (drop = 0; drop < RX_MAX_DROP; drop++)
  4145. total_rx->fail_cnt[drop] +=
  4146. per_ring_rx->fail_cnt[drop];
  4147. }
  4148. break;
  4149. }
  4150. case TID_DELAY_STATS:
  4151. {
  4152. for (ring_id = 0; ring_id < CDP_MAX_TX_COMP_RINGS; ring_id++) {
  4153. per_ring_tx = &tid_stats->tid_tx_stats[ring_id][tid];
  4154. dp_accumulate_delay_stats(&total_tx->swq_delay,
  4155. &per_ring_tx->swq_delay);
  4156. dp_accumulate_delay_stats(&total_tx->hwtx_delay,
  4157. &per_ring_tx->hwtx_delay);
  4158. dp_accumulate_delay_stats(&total_tx->intfrm_delay,
  4159. &per_ring_tx->intfrm_delay);
  4160. }
  4161. for (ring_id = 0; ring_id < CDP_MAX_RX_RINGS; ring_id++) {
  4162. per_ring_rx = &tid_stats->tid_rx_stats[ring_id][tid];
  4163. dp_accumulate_delay_stats(&total_rx->intfrm_delay,
  4164. &per_ring_rx->intfrm_delay);
  4165. dp_accumulate_delay_stats(&total_rx->to_stack_delay,
  4166. &per_ring_rx->to_stack_delay);
  4167. }
  4168. break;
  4169. }
  4170. default:
  4171. qdf_err("Invalid stats type");
  4172. break;
  4173. }
  4174. }
  4175. void dp_pdev_print_tid_stats(struct dp_pdev *pdev)
  4176. {
  4177. struct cdp_tid_tx_stats total_tx;
  4178. struct cdp_tid_rx_stats total_rx;
  4179. uint8_t tid, tqm_status_idx, htt_status_idx;
  4180. DP_PRINT_STATS("Packets received in hardstart: %llu ",
  4181. pdev->stats.tid_stats.ingress_stack);
  4182. DP_PRINT_STATS("Packets dropped in osif layer: %llu ",
  4183. pdev->stats.tid_stats.osif_drop);
  4184. DP_PRINT_STATS("Per TID Video Stats:\n");
  4185. for (tid = 0; tid < CDP_MAX_DATA_TIDS; tid++) {
  4186. dp_accumulate_tid_stats(pdev, tid, &total_tx, &total_rx,
  4187. TID_COUNTER_STATS);
  4188. DP_PRINT_STATS("----TID: %d----", tid);
  4189. DP_PRINT_STATS("Tx TQM Success Count: %llu",
  4190. total_tx.tqm_status_cnt[HAL_TX_TQM_RR_FRAME_ACKED]);
  4191. DP_PRINT_STATS("Tx HTT Success Count: %llu",
  4192. total_tx.htt_status_cnt[HTT_TX_FW2WBM_TX_STATUS_OK]);
  4193. for (tqm_status_idx = 1; tqm_status_idx < CDP_MAX_TX_TQM_STATUS; tqm_status_idx++) {
  4194. if (total_tx.tqm_status_cnt[tqm_status_idx]) {
  4195. DP_PRINT_STATS("Tx TQM Drop Count[%d]: %llu",
  4196. tqm_status_idx, total_tx.tqm_status_cnt[tqm_status_idx]);
  4197. }
  4198. }
  4199. for (htt_status_idx = 1; htt_status_idx < CDP_MAX_TX_HTT_STATUS; htt_status_idx++) {
  4200. if (total_tx.htt_status_cnt[htt_status_idx]) {
  4201. DP_PRINT_STATS("Tx HTT Drop Count[%d]: %llu",
  4202. htt_status_idx, total_tx.htt_status_cnt[htt_status_idx]);
  4203. }
  4204. }
  4205. DP_PRINT_STATS("Tx Hardware Drop Count: %llu",
  4206. total_tx.swdrop_cnt[TX_HW_ENQUEUE]);
  4207. DP_PRINT_STATS("Tx Software Drop Count: %llu",
  4208. total_tx.swdrop_cnt[TX_SW_ENQUEUE]);
  4209. DP_PRINT_STATS("Tx Descriptor Error Count: %llu",
  4210. total_tx.swdrop_cnt[TX_DESC_ERR]);
  4211. DP_PRINT_STATS("Tx HAL Ring Error Count: %llu",
  4212. total_tx.swdrop_cnt[TX_HAL_RING_ACCESS_ERR]);
  4213. DP_PRINT_STATS("Tx Dma Map Error Count: %llu",
  4214. total_tx.swdrop_cnt[TX_DMA_MAP_ERR]);
  4215. DP_PRINT_STATS("Rx Delievered Count: %llu",
  4216. total_rx.delivered_to_stack);
  4217. DP_PRINT_STATS("Rx Software Enqueue Drop Count: %llu",
  4218. total_rx.fail_cnt[ENQUEUE_DROP]);
  4219. DP_PRINT_STATS("Rx Intrabss Drop Count: %llu",
  4220. total_rx.fail_cnt[INTRABSS_DROP]);
  4221. DP_PRINT_STATS("Rx Msdu Done Failure Count: %llu",
  4222. total_rx.fail_cnt[MSDU_DONE_FAILURE]);
  4223. DP_PRINT_STATS("Rx Invalid Peer Count: %llu",
  4224. total_rx.fail_cnt[INVALID_PEER_VDEV]);
  4225. DP_PRINT_STATS("Rx Policy Check Drop Count: %llu",
  4226. total_rx.fail_cnt[POLICY_CHECK_DROP]);
  4227. DP_PRINT_STATS("Rx Mec Drop Count: %llu",
  4228. total_rx.fail_cnt[MEC_DROP]);
  4229. DP_PRINT_STATS("Rx Nawds Mcast Drop Count: %llu",
  4230. total_rx.fail_cnt[NAWDS_MCAST_DROP]);
  4231. DP_PRINT_STATS("Rx Mesh Filter Drop Count: %llu",
  4232. total_rx.fail_cnt[MESH_FILTER_DROP]);
  4233. DP_PRINT_STATS("Rx Intra Bss Deliver Count: %llu",
  4234. total_rx.intrabss_cnt);
  4235. DP_PRINT_STATS("Rx MSDU Count: %llu", total_rx.msdu_cnt);
  4236. DP_PRINT_STATS("Rx Multicast MSDU Count: %llu",
  4237. total_rx.mcast_msdu_cnt);
  4238. DP_PRINT_STATS("Rx Broadcast MSDU Count: %llu\n",
  4239. total_rx.bcast_msdu_cnt);
  4240. }
  4241. }
  4242. void dp_pdev_print_delay_stats(struct dp_pdev *pdev)
  4243. {
  4244. struct dp_soc *soc = pdev->soc;
  4245. struct cdp_tid_tx_stats total_tx;
  4246. struct cdp_tid_rx_stats total_rx;
  4247. struct cdp_tid_stats *tid_stats;
  4248. uint8_t tid, index;
  4249. uint64_t count = 0;
  4250. if (!soc)
  4251. return;
  4252. tid = 0;
  4253. index = 0;
  4254. tid_stats = &pdev->stats.tid_stats;
  4255. DP_PRINT_STATS("Per TID Delay Non-Zero Stats:\n");
  4256. for (tid = 0; tid < CDP_MAX_DATA_TIDS; tid++) {
  4257. dp_accumulate_tid_stats(pdev, tid, &total_tx, &total_rx,
  4258. TID_DELAY_STATS);
  4259. DP_PRINT_STATS("----TID: %d----", tid);
  4260. DP_PRINT_STATS("Software Enqueue Delay:");
  4261. for (index = 0; index < CDP_DELAY_BUCKET_MAX; index++) {
  4262. count = total_tx.swq_delay.delay_bucket[index];
  4263. if (count) {
  4264. DP_PRINT_STATS("%s: Packets = %llu",
  4265. dp_vow_str_sw_enq_delay(index),
  4266. count);
  4267. }
  4268. }
  4269. DP_PRINT_STATS("Min = %u", total_tx.swq_delay.min_delay);
  4270. DP_PRINT_STATS("Max = %u", total_tx.swq_delay.max_delay);
  4271. DP_PRINT_STATS("Avg = %u\n", total_tx.swq_delay.avg_delay);
  4272. DP_PRINT_STATS("Hardware Transmission Delay:");
  4273. for (index = 0; index < CDP_DELAY_BUCKET_MAX; index++) {
  4274. count = total_tx.hwtx_delay.delay_bucket[index];
  4275. if (count) {
  4276. DP_PRINT_STATS("%s: Packets = %llu",
  4277. dp_vow_str_fw_to_hw_delay(index),
  4278. count);
  4279. }
  4280. }
  4281. DP_PRINT_STATS("Min = %u", total_tx.hwtx_delay.min_delay);
  4282. DP_PRINT_STATS("Max = %u", total_tx.hwtx_delay.max_delay);
  4283. DP_PRINT_STATS("Avg = %u\n", total_tx.hwtx_delay.avg_delay);
  4284. DP_PRINT_STATS("Tx Interframe Delay:");
  4285. for (index = 0; index < CDP_DELAY_BUCKET_MAX; index++) {
  4286. count = total_tx.intfrm_delay.delay_bucket[index];
  4287. if (count) {
  4288. DP_PRINT_STATS("%s: Packets = %llu",
  4289. dp_vow_str_intfrm_delay(index),
  4290. count);
  4291. }
  4292. }
  4293. DP_PRINT_STATS("Min = %u", total_tx.intfrm_delay.min_delay);
  4294. DP_PRINT_STATS("Max = %u", total_tx.intfrm_delay.max_delay);
  4295. DP_PRINT_STATS("Avg = %u\n", total_tx.intfrm_delay.avg_delay);
  4296. DP_PRINT_STATS("Rx Interframe Delay:");
  4297. for (index = 0; index < CDP_DELAY_BUCKET_MAX; index++) {
  4298. count = total_rx.intfrm_delay.delay_bucket[index];
  4299. if (count) {
  4300. DP_PRINT_STATS("%s: Packets = %llu",
  4301. dp_vow_str_intfrm_delay(index),
  4302. count);
  4303. }
  4304. }
  4305. DP_PRINT_STATS("Min = %u", total_rx.intfrm_delay.min_delay);
  4306. DP_PRINT_STATS("Max = %u", total_rx.intfrm_delay.max_delay);
  4307. DP_PRINT_STATS("Avg = %u\n", total_rx.intfrm_delay.avg_delay);
  4308. DP_PRINT_STATS("Rx Reap to Stack Delay:");
  4309. for (index = 0; index < CDP_DELAY_BUCKET_MAX; index++) {
  4310. count = total_rx.to_stack_delay.delay_bucket[index];
  4311. if (count) {
  4312. DP_PRINT_STATS("%s: Packets = %llu",
  4313. dp_vow_str_intfrm_delay(index),
  4314. count);
  4315. }
  4316. }
  4317. DP_PRINT_STATS("Min = %u", total_rx.to_stack_delay.min_delay);
  4318. DP_PRINT_STATS("Max = %u", total_rx.to_stack_delay.max_delay);
  4319. DP_PRINT_STATS("Avg = %u\n", total_rx.to_stack_delay.avg_delay);
  4320. }
  4321. }
  4322. #endif
  4323. void dp_print_soc_cfg_params(struct dp_soc *soc)
  4324. {
  4325. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  4326. uint8_t index = 0, i = 0;
  4327. char ring_mask[DP_MAX_INT_CONTEXTS_STRING_LENGTH];
  4328. int num_of_int_contexts;
  4329. if (!soc) {
  4330. dp_err("Context is null");
  4331. return;
  4332. }
  4333. soc_cfg_ctx = soc->wlan_cfg_ctx;
  4334. if (!soc_cfg_ctx) {
  4335. dp_err("Context is null");
  4336. return;
  4337. }
  4338. num_of_int_contexts =
  4339. wlan_cfg_get_num_contexts(soc_cfg_ctx);
  4340. DP_PRINT_STATS("No. of interrupt contexts: %u",
  4341. soc_cfg_ctx->num_int_ctxts);
  4342. DP_PRINT_STATS("Max clients: %u",
  4343. soc_cfg_ctx->max_clients);
  4344. DP_PRINT_STATS("Max alloc size: %u ",
  4345. soc_cfg_ctx->max_alloc_size);
  4346. DP_PRINT_STATS("Per pdev tx ring: %u ",
  4347. soc_cfg_ctx->per_pdev_tx_ring);
  4348. DP_PRINT_STATS("Num tcl data rings: %u ",
  4349. soc_cfg_ctx->num_tcl_data_rings);
  4350. DP_PRINT_STATS("Per pdev rx ring: %u ",
  4351. soc_cfg_ctx->per_pdev_rx_ring);
  4352. DP_PRINT_STATS("Per pdev lmac ring: %u ",
  4353. soc_cfg_ctx->per_pdev_lmac_ring);
  4354. DP_PRINT_STATS("Num of reo dest rings: %u ",
  4355. soc_cfg_ctx->num_reo_dest_rings);
  4356. DP_PRINT_STATS("Num tx desc pool: %u ",
  4357. soc_cfg_ctx->num_tx_desc_pool);
  4358. DP_PRINT_STATS("Num tx ext desc pool: %u ",
  4359. soc_cfg_ctx->num_tx_ext_desc_pool);
  4360. DP_PRINT_STATS("Num tx desc: %u ",
  4361. soc_cfg_ctx->num_tx_desc);
  4362. DP_PRINT_STATS("Num tx ext desc: %u ",
  4363. soc_cfg_ctx->num_tx_ext_desc);
  4364. DP_PRINT_STATS("Htt packet type: %u ",
  4365. soc_cfg_ctx->htt_packet_type);
  4366. DP_PRINT_STATS("Max peer_ids: %u ",
  4367. soc_cfg_ctx->max_peer_id);
  4368. DP_PRINT_STATS("Tx ring size: %u ",
  4369. soc_cfg_ctx->tx_ring_size);
  4370. DP_PRINT_STATS("Tx comp ring size: %u ",
  4371. soc_cfg_ctx->tx_comp_ring_size);
  4372. DP_PRINT_STATS("Tx comp ring size nss: %u ",
  4373. soc_cfg_ctx->tx_comp_ring_size_nss);
  4374. DP_PRINT_STATS("Int batch threshold tx: %u ",
  4375. soc_cfg_ctx->int_batch_threshold_tx);
  4376. DP_PRINT_STATS("Int timer threshold tx: %u ",
  4377. soc_cfg_ctx->int_timer_threshold_tx);
  4378. DP_PRINT_STATS("Int batch threshold rx: %u ",
  4379. soc_cfg_ctx->int_batch_threshold_rx);
  4380. DP_PRINT_STATS("Int timer threshold rx: %u ",
  4381. soc_cfg_ctx->int_timer_threshold_rx);
  4382. DP_PRINT_STATS("Int batch threshold other: %u ",
  4383. soc_cfg_ctx->int_batch_threshold_other);
  4384. DP_PRINT_STATS("Int timer threshold other: %u ",
  4385. soc_cfg_ctx->int_timer_threshold_other);
  4386. for (i = 0; i < num_of_int_contexts; i++) {
  4387. index += qdf_snprint(&ring_mask[index],
  4388. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  4389. " %d",
  4390. soc_cfg_ctx->int_tx_ring_mask[i]);
  4391. }
  4392. DP_PRINT_STATS("Tx ring mask (0-%d):%s",
  4393. num_of_int_contexts, ring_mask);
  4394. index = 0;
  4395. for (i = 0; i < num_of_int_contexts; i++) {
  4396. index += qdf_snprint(&ring_mask[index],
  4397. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  4398. " %d",
  4399. soc_cfg_ctx->int_rx_ring_mask[i]);
  4400. }
  4401. DP_PRINT_STATS("Rx ring mask (0-%d):%s",
  4402. num_of_int_contexts, ring_mask);
  4403. index = 0;
  4404. for (i = 0; i < num_of_int_contexts; i++) {
  4405. index += qdf_snprint(&ring_mask[index],
  4406. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  4407. " %d",
  4408. soc_cfg_ctx->int_rx_mon_ring_mask[i]);
  4409. }
  4410. DP_PRINT_STATS("Rx mon ring mask (0-%d):%s",
  4411. num_of_int_contexts, ring_mask);
  4412. index = 0;
  4413. for (i = 0; i < num_of_int_contexts; i++) {
  4414. index += qdf_snprint(&ring_mask[index],
  4415. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  4416. " %d",
  4417. soc_cfg_ctx->int_rx_err_ring_mask[i]);
  4418. }
  4419. DP_PRINT_STATS("Rx err ring mask (0-%d):%s",
  4420. num_of_int_contexts, ring_mask);
  4421. index = 0;
  4422. for (i = 0; i < num_of_int_contexts; i++) {
  4423. index += qdf_snprint(&ring_mask[index],
  4424. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  4425. " %d",
  4426. soc_cfg_ctx->int_rx_wbm_rel_ring_mask[i]);
  4427. }
  4428. DP_PRINT_STATS("Rx wbm rel ring mask (0-%d):%s",
  4429. num_of_int_contexts, ring_mask);
  4430. index = 0;
  4431. for (i = 0; i < num_of_int_contexts; i++) {
  4432. index += qdf_snprint(&ring_mask[index],
  4433. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  4434. " %d",
  4435. soc_cfg_ctx->int_reo_status_ring_mask[i]);
  4436. }
  4437. DP_PRINT_STATS("Reo ring mask (0-%d):%s",
  4438. num_of_int_contexts, ring_mask);
  4439. index = 0;
  4440. for (i = 0; i < num_of_int_contexts; i++) {
  4441. index += qdf_snprint(&ring_mask[index],
  4442. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  4443. " %d",
  4444. soc_cfg_ctx->int_rxdma2host_ring_mask[i]);
  4445. }
  4446. DP_PRINT_STATS("Rxdma2host ring mask (0-%d):%s",
  4447. num_of_int_contexts, ring_mask);
  4448. index = 0;
  4449. for (i = 0; i < num_of_int_contexts; i++) {
  4450. index += qdf_snprint(&ring_mask[index],
  4451. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  4452. " %d",
  4453. soc_cfg_ctx->int_host2rxdma_ring_mask[i]);
  4454. }
  4455. DP_PRINT_STATS("Host2rxdma ring mask (0-%d):%s",
  4456. num_of_int_contexts, ring_mask);
  4457. DP_PRINT_STATS("Rx hash: %u ",
  4458. soc_cfg_ctx->rx_hash);
  4459. DP_PRINT_STATS("Tso enabled: %u ",
  4460. soc_cfg_ctx->tso_enabled);
  4461. DP_PRINT_STATS("Lro enabled: %u ",
  4462. soc_cfg_ctx->lro_enabled);
  4463. DP_PRINT_STATS("Sg enabled: %u ",
  4464. soc_cfg_ctx->sg_enabled);
  4465. DP_PRINT_STATS("Gro enabled: %u ",
  4466. soc_cfg_ctx->gro_enabled);
  4467. DP_PRINT_STATS("rawmode enabled: %u ",
  4468. soc_cfg_ctx->rawmode_enabled);
  4469. DP_PRINT_STATS("peer flow ctrl enabled: %u ",
  4470. soc_cfg_ctx->peer_flow_ctrl_enabled);
  4471. DP_PRINT_STATS("napi enabled: %u ",
  4472. soc_cfg_ctx->napi_enabled);
  4473. DP_PRINT_STATS("Tcp Udp checksum offload: %u ",
  4474. soc_cfg_ctx->tcp_udp_checksumoffload);
  4475. DP_PRINT_STATS("Defrag timeout check: %u ",
  4476. soc_cfg_ctx->defrag_timeout_check);
  4477. DP_PRINT_STATS("Rx defrag min timeout: %u ",
  4478. soc_cfg_ctx->rx_defrag_min_timeout);
  4479. DP_PRINT_STATS("WBM release ring: %u ",
  4480. soc_cfg_ctx->wbm_release_ring);
  4481. DP_PRINT_STATS("TCL CMD_CREDIT ring: %u ",
  4482. soc_cfg_ctx->tcl_cmd_credit_ring);
  4483. DP_PRINT_STATS("TCL Status ring: %u ",
  4484. soc_cfg_ctx->tcl_status_ring);
  4485. DP_PRINT_STATS("REO Reinject ring: %u ",
  4486. soc_cfg_ctx->reo_reinject_ring);
  4487. DP_PRINT_STATS("RX release ring: %u ",
  4488. soc_cfg_ctx->rx_release_ring);
  4489. DP_PRINT_STATS("REO Exception ring: %u ",
  4490. soc_cfg_ctx->reo_exception_ring);
  4491. DP_PRINT_STATS("REO CMD ring: %u ",
  4492. soc_cfg_ctx->reo_cmd_ring);
  4493. DP_PRINT_STATS("REO STATUS ring: %u ",
  4494. soc_cfg_ctx->reo_status_ring);
  4495. DP_PRINT_STATS("RXDMA refill ring: %u ",
  4496. soc_cfg_ctx->rxdma_refill_ring);
  4497. DP_PRINT_STATS("TX_desc limit_0: %u ",
  4498. soc_cfg_ctx->tx_desc_limit_0);
  4499. DP_PRINT_STATS("TX_desc limit_1: %u ",
  4500. soc_cfg_ctx->tx_desc_limit_1);
  4501. DP_PRINT_STATS("TX_desc limit_2: %u ",
  4502. soc_cfg_ctx->tx_desc_limit_2);
  4503. DP_PRINT_STATS("TX device limit: %u ",
  4504. soc_cfg_ctx->tx_device_limit);
  4505. DP_PRINT_STATS("TX sw internode queue: %u ",
  4506. soc_cfg_ctx->tx_sw_internode_queue);
  4507. DP_PRINT_STATS("RXDMA err dst ring: %u ",
  4508. soc_cfg_ctx->rxdma_err_dst_ring);
  4509. DP_PRINT_STATS("RX Flow Tag Enabled: %u ",
  4510. soc_cfg_ctx->is_rx_flow_tag_enabled);
  4511. DP_PRINT_STATS("RX Flow Search Table Size (# of entries): %u ",
  4512. soc_cfg_ctx->rx_flow_search_table_size);
  4513. DP_PRINT_STATS("RX Flow Search Table Per PDev : %u ",
  4514. soc_cfg_ctx->is_rx_flow_search_table_per_pdev);
  4515. }
  4516. void
  4517. dp_print_pdev_cfg_params(struct dp_pdev *pdev)
  4518. {
  4519. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  4520. if (!pdev) {
  4521. dp_err("Context is null");
  4522. return;
  4523. }
  4524. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  4525. if (!pdev_cfg_ctx) {
  4526. dp_err("Context is null");
  4527. return;
  4528. }
  4529. DP_PRINT_STATS("Rx dma buf ring size: %d ",
  4530. pdev_cfg_ctx->rx_dma_buf_ring_size);
  4531. DP_PRINT_STATS("DMA Mon buf ring size: %d ",
  4532. pdev_cfg_ctx->dma_mon_buf_ring_size);
  4533. DP_PRINT_STATS("DMA Mon dest ring size: %d ",
  4534. pdev_cfg_ctx->dma_mon_dest_ring_size);
  4535. DP_PRINT_STATS("DMA Mon status ring size: %d ",
  4536. pdev_cfg_ctx->dma_mon_status_ring_size);
  4537. DP_PRINT_STATS("Rxdma monitor desc ring: %d",
  4538. pdev_cfg_ctx->rxdma_monitor_desc_ring);
  4539. DP_PRINT_STATS("Num mac rings: %d ",
  4540. pdev_cfg_ctx->num_mac_rings);
  4541. }
  4542. /**
  4543. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  4544. * @soc: DP_SOC handle
  4545. * @srng: DP_SRNG handle
  4546. * @ring_name: SRNG name
  4547. * @ring_type: srng src/dst ring
  4548. *
  4549. * Return: void
  4550. */
  4551. static void
  4552. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  4553. enum hal_ring_type ring_type)
  4554. {
  4555. uint32_t tailp;
  4556. uint32_t headp;
  4557. int32_t hw_headp = -1;
  4558. int32_t hw_tailp = -1;
  4559. const char *ring_name;
  4560. struct hal_soc *hal_soc;
  4561. if (soc && srng && srng->hal_srng) {
  4562. hal_soc = (struct hal_soc *)soc->hal_soc;
  4563. ring_name = dp_srng_get_str_from_hal_ring_type(ring_type);
  4564. hal_get_sw_hptp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  4565. DP_PRINT_STATS("%s:SW:Head pointer = %d Tail Pointer = %d\n",
  4566. ring_name, headp, tailp);
  4567. hal_get_hw_hptp(soc->hal_soc, srng->hal_srng, &hw_headp,
  4568. &hw_tailp, ring_type);
  4569. DP_PRINT_STATS("%s:HW:Head pointer = %d Tail Pointer = %d\n",
  4570. ring_name, hw_headp, hw_tailp);
  4571. }
  4572. }
  4573. #ifdef FEATURE_TSO_STATS
  4574. /**
  4575. * dp_print_tso_seg_stats - tso segment stats
  4576. * @pdev: pdev handle
  4577. * @id: tso packet id
  4578. *
  4579. * Return: None
  4580. */
  4581. static void dp_print_tso_seg_stats(struct dp_pdev *pdev, uint32_t id)
  4582. {
  4583. uint8_t num_seg;
  4584. uint32_t segid;
  4585. /* TSO LEVEL 2 - SEGMENT INFO */
  4586. num_seg = pdev->stats.tso_stats.tso_info.tso_packet_info[id].num_seg;
  4587. for (segid = 0; segid < CDP_MAX_TSO_SEGMENTS && segid < num_seg; segid++) {
  4588. DP_PRINT_STATS(
  4589. "Segment id:[%u] fragments: %u | Segment Length %u | TCP Seq no.: %u | ip_id: %u",
  4590. segid,
  4591. pdev->stats.tso_stats.tso_info.tso_packet_info[id]
  4592. .tso_seg[segid].num_frags,
  4593. pdev->stats.tso_stats.tso_info.tso_packet_info[id]
  4594. .tso_seg[segid].total_len,
  4595. pdev->stats.tso_stats.tso_info.tso_packet_info[id]
  4596. .tso_seg[segid].tso_flags.tcp_seq_num,
  4597. pdev->stats.tso_stats.tso_info.tso_packet_info[id]
  4598. .tso_seg[segid].tso_flags.ip_id);
  4599. DP_PRINT_STATS(
  4600. "fin: %u syn: %u rst: %u psh: %u ack: %u urg: %u ece: %u cwr: %u ns: %u",
  4601. pdev->stats.tso_stats.tso_info.tso_packet_info[id]
  4602. .tso_seg[segid].tso_flags.fin,
  4603. pdev->stats.tso_stats.tso_info.tso_packet_info[id]
  4604. .tso_seg[segid].tso_flags.syn,
  4605. pdev->stats.tso_stats.tso_info.tso_packet_info[id]
  4606. .tso_seg[segid].tso_flags.rst,
  4607. pdev->stats.tso_stats.tso_info.tso_packet_info[id]
  4608. .tso_seg[segid].tso_flags.psh,
  4609. pdev->stats.tso_stats.tso_info.tso_packet_info[id]
  4610. .tso_seg[segid].tso_flags.ack,
  4611. pdev->stats.tso_stats.tso_info.tso_packet_info[id]
  4612. .tso_seg[segid].tso_flags.urg,
  4613. pdev->stats.tso_stats.tso_info.tso_packet_info[id]
  4614. .tso_seg[segid].tso_flags.ece,
  4615. pdev->stats.tso_stats.tso_info.tso_packet_info[id]
  4616. .tso_seg[segid].tso_flags.cwr,
  4617. pdev->stats.tso_stats.tso_info.tso_packet_info[id]
  4618. .tso_seg[segid].tso_flags.ns);
  4619. }
  4620. }
  4621. #else
  4622. static inline
  4623. void dp_print_tso_seg_stats(struct dp_pdev *pdev, uint32_t id)
  4624. {
  4625. }
  4626. #endif /* FEATURE_TSO_STATS */
  4627. /**
  4628. * dp_print_mon_ring_stats_from_hal() - Print stat for monitor rings based
  4629. * on target
  4630. * @pdev: physical device handle
  4631. * @mac_id: mac id
  4632. *
  4633. * Return: void
  4634. */
  4635. static inline
  4636. void dp_print_mon_ring_stat_from_hal(struct dp_pdev *pdev, uint8_t mac_id)
  4637. {
  4638. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable) {
  4639. dp_print_ring_stat_from_hal(pdev->soc,
  4640. &pdev->soc->rxdma_mon_buf_ring[mac_id],
  4641. RXDMA_MONITOR_BUF);
  4642. dp_print_ring_stat_from_hal(pdev->soc,
  4643. &pdev->soc->rxdma_mon_dst_ring[mac_id],
  4644. RXDMA_MONITOR_DST);
  4645. dp_print_ring_stat_from_hal(pdev->soc,
  4646. &pdev->soc->rxdma_mon_desc_ring[mac_id],
  4647. RXDMA_MONITOR_DESC);
  4648. }
  4649. dp_print_ring_stat_from_hal(pdev->soc,
  4650. &pdev->soc->rxdma_mon_status_ring[mac_id],
  4651. RXDMA_MONITOR_STATUS);
  4652. }
  4653. void
  4654. dp_print_ring_stats(struct dp_pdev *pdev)
  4655. {
  4656. uint32_t i;
  4657. int mac_id;
  4658. int lmac_id;
  4659. if (hif_pm_runtime_get_sync(pdev->soc->hif_handle,
  4660. RTPM_ID_DP_PRINT_RING_STATS))
  4661. return;
  4662. dp_print_ring_stat_from_hal(pdev->soc,
  4663. &pdev->soc->reo_exception_ring,
  4664. REO_EXCEPTION);
  4665. dp_print_ring_stat_from_hal(pdev->soc,
  4666. &pdev->soc->reo_reinject_ring,
  4667. REO_REINJECT);
  4668. dp_print_ring_stat_from_hal(pdev->soc,
  4669. &pdev->soc->reo_cmd_ring,
  4670. REO_CMD);
  4671. dp_print_ring_stat_from_hal(pdev->soc,
  4672. &pdev->soc->reo_status_ring,
  4673. REO_STATUS);
  4674. dp_print_ring_stat_from_hal(pdev->soc,
  4675. &pdev->soc->rx_rel_ring,
  4676. WBM2SW_RELEASE);
  4677. dp_print_ring_stat_from_hal(pdev->soc,
  4678. &pdev->soc->tcl_cmd_credit_ring,
  4679. TCL_CMD_CREDIT);
  4680. dp_print_ring_stat_from_hal(pdev->soc,
  4681. &pdev->soc->tcl_status_ring,
  4682. TCL_STATUS);
  4683. dp_print_ring_stat_from_hal(pdev->soc,
  4684. &pdev->soc->wbm_desc_rel_ring,
  4685. SW2WBM_RELEASE);
  4686. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  4687. dp_print_ring_stat_from_hal(pdev->soc,
  4688. &pdev->soc->reo_dest_ring[i],
  4689. REO_DST);
  4690. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++)
  4691. dp_print_ring_stat_from_hal(pdev->soc,
  4692. &pdev->soc->tcl_data_ring[i],
  4693. TCL_DATA);
  4694. for (i = 0; i < MAX_TCL_DATA_RINGS; i++)
  4695. dp_print_ring_stat_from_hal(pdev->soc,
  4696. &pdev->soc->tx_comp_ring[i],
  4697. WBM2SW_RELEASE);
  4698. lmac_id = dp_get_lmac_id_for_pdev_id(pdev->soc, 0, pdev->pdev_id);
  4699. dp_print_ring_stat_from_hal(pdev->soc,
  4700. &pdev->soc->rx_refill_buf_ring[lmac_id],
  4701. RXDMA_BUF);
  4702. dp_print_ring_stat_from_hal(pdev->soc,
  4703. &pdev->rx_refill_buf_ring2,
  4704. RXDMA_BUF);
  4705. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  4706. dp_print_ring_stat_from_hal(pdev->soc,
  4707. &pdev->rx_mac_buf_ring[i],
  4708. RXDMA_BUF);
  4709. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4710. lmac_id = dp_get_lmac_id_for_pdev_id(pdev->soc,
  4711. mac_id, pdev->pdev_id);
  4712. dp_print_mon_ring_stat_from_hal(pdev, lmac_id);
  4713. }
  4714. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++) {
  4715. lmac_id = dp_get_lmac_id_for_pdev_id(pdev->soc,
  4716. i, pdev->pdev_id);
  4717. dp_print_ring_stat_from_hal(pdev->soc,
  4718. &pdev->soc->rxdma_err_dst_ring
  4719. [lmac_id],
  4720. RXDMA_DST);
  4721. }
  4722. hif_pm_runtime_put(pdev->soc->hif_handle,
  4723. RTPM_ID_DP_PRINT_RING_STATS);
  4724. }
  4725. /**
  4726. * dp_print_common_rates_info(): Print common rate for tx or rx
  4727. * @pkt_type_array: rate type array contains rate info
  4728. *
  4729. * Return:void
  4730. */
  4731. static inline void
  4732. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  4733. {
  4734. uint8_t mcs, pkt_type;
  4735. DP_PRINT_STATS("MSDU Count");
  4736. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4737. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4738. if (!dp_rate_string[pkt_type][mcs].valid)
  4739. continue;
  4740. DP_PRINT_STATS(" %s = %d",
  4741. dp_rate_string[pkt_type][mcs].mcs_type,
  4742. pkt_type_array[pkt_type].mcs_count[mcs]);
  4743. }
  4744. DP_PRINT_STATS("\n");
  4745. }
  4746. }
  4747. /**
  4748. * dp_print_common_ppdu_rates_info(): Print common rate for tx or rx
  4749. * @pkt_type_array: rate type array contains rate info
  4750. *
  4751. * Return:void
  4752. */
  4753. static inline void
  4754. dp_print_common_ppdu_rates_info(struct cdp_pkt_type *pkt_type_array)
  4755. {
  4756. uint8_t mcs;
  4757. DP_PRINT_STATS("PPDU Count");
  4758. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4759. if (!dp_ppdu_rate_string[0][mcs].valid)
  4760. continue;
  4761. DP_PRINT_STATS(" %s = %d",
  4762. dp_ppdu_rate_string[0][mcs].mcs_type,
  4763. pkt_type_array->mcs_count[mcs]);
  4764. }
  4765. DP_PRINT_STATS("\n");
  4766. }
  4767. /**
  4768. * dp_print_mu_ppdu_rates_info(): Print mu rate for tx or rx
  4769. * @rx_mu: rx MU stats array
  4770. *
  4771. * Return:void
  4772. */
  4773. static inline void
  4774. dp_print_mu_ppdu_rates_info(struct cdp_rx_mu *rx_mu)
  4775. {
  4776. uint8_t mcs, pkt_type;
  4777. DP_PRINT_STATS("PPDU Count");
  4778. for (pkt_type = 0; pkt_type < RX_TYPE_MU_MAX; pkt_type++) {
  4779. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4780. if (!dp_mu_rate_string[pkt_type][mcs].valid)
  4781. continue;
  4782. DP_PRINT_STATS(" %s = %d",
  4783. dp_mu_rate_string[pkt_type][mcs].mcs_type,
  4784. rx_mu[pkt_type].ppdu.mcs_count[mcs]);
  4785. }
  4786. DP_PRINT_STATS("\n");
  4787. }
  4788. }
  4789. void dp_print_rx_rates(struct dp_vdev *vdev)
  4790. {
  4791. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  4792. uint8_t i;
  4793. uint8_t index = 0;
  4794. char nss[DP_NSS_LENGTH];
  4795. DP_PRINT_STATS("Rx Rate Info:\n");
  4796. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  4797. index = 0;
  4798. for (i = 0; i < SS_COUNT; i++) {
  4799. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  4800. " %d", pdev->stats.rx.nss[i]);
  4801. }
  4802. DP_PRINT_STATS("NSS(1-8) = %s",
  4803. nss);
  4804. DP_PRINT_STATS("SGI = 0.8us %d 0.4us %d 1.6us %d 3.2us %d",
  4805. pdev->stats.rx.sgi_count[0],
  4806. pdev->stats.rx.sgi_count[1],
  4807. pdev->stats.rx.sgi_count[2],
  4808. pdev->stats.rx.sgi_count[3]);
  4809. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  4810. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  4811. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  4812. DP_PRINT_STATS("Reception Type ="
  4813. "SU: %d MU_MIMO:%d MU_OFDMA:%d MU_OFDMA_MIMO:%d",
  4814. pdev->stats.rx.reception_type[0],
  4815. pdev->stats.rx.reception_type[1],
  4816. pdev->stats.rx.reception_type[2],
  4817. pdev->stats.rx.reception_type[3]);
  4818. DP_PRINT_STATS("Aggregation:\n");
  4819. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  4820. pdev->stats.rx.ampdu_cnt);
  4821. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  4822. pdev->stats.rx.non_ampdu_cnt);
  4823. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  4824. pdev->stats.rx.amsdu_cnt);
  4825. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  4826. pdev->stats.rx.non_amsdu_cnt);
  4827. }
  4828. void dp_print_tx_rates(struct dp_vdev *vdev)
  4829. {
  4830. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  4831. DP_PRINT_STATS("Tx Rate Info:\n");
  4832. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  4833. DP_PRINT_STATS("SGI = 0.8us %d 0.4us %d 1.6us %d 3.2us %d",
  4834. pdev->stats.tx.sgi_count[0],
  4835. pdev->stats.tx.sgi_count[1],
  4836. pdev->stats.tx.sgi_count[2],
  4837. pdev->stats.tx.sgi_count[3]);
  4838. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  4839. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  4840. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  4841. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  4842. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  4843. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  4844. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  4845. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  4846. DP_PRINT_STATS("Aggregation:\n");
  4847. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  4848. pdev->stats.tx.ampdu_cnt);
  4849. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  4850. pdev->stats.tx.non_ampdu_cnt);
  4851. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  4852. pdev->stats.tx.amsdu_cnt);
  4853. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  4854. pdev->stats.tx.non_amsdu_cnt);
  4855. }
  4856. /**
  4857. * dp_print_nss(): Print nss count
  4858. * @nss: printable nss count array
  4859. * @pnss: nss count array
  4860. * @ss_count: number of nss
  4861. *
  4862. * Return:void
  4863. */
  4864. static void dp_print_nss(char *nss, uint32_t *pnss, uint32_t ss_count)
  4865. {
  4866. uint32_t index;
  4867. uint8_t i;
  4868. index = 0;
  4869. for (i = 0; i < ss_count; i++) {
  4870. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  4871. " %d", *(pnss + i));
  4872. }
  4873. }
  4874. /**
  4875. * dp_print_jitter_stats(): Print per-tid jitter stats
  4876. * @peer: DP peer object
  4877. * @pdev: DP pdev object
  4878. *
  4879. * Return: void
  4880. */
  4881. #ifdef WLAN_PEER_JITTER
  4882. static void dp_print_jitter_stats(struct dp_peer *peer, struct dp_pdev *pdev)
  4883. {
  4884. uint8_t tid = 0;
  4885. if (pdev && !wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  4886. return;
  4887. DP_PRINT_STATS("Per TID Tx HW Enqueue-Comp Jitter Stats:\n");
  4888. for (tid = 0; tid < qdf_min(CDP_DATA_TID_MAX, DP_MAX_TIDS); tid++) {
  4889. struct dp_rx_tid *rx_tid = &peer->rx_tid[tid];
  4890. DP_PRINT_STATS("Node tid = %d\n"
  4891. "Average Jiiter : %u (us)\n"
  4892. "Average Delay : %u (us)\n"
  4893. "Total Average error count : %llu\n"
  4894. "Total Success Count : %llu\n"
  4895. "Total Drop : %llu\n",
  4896. rx_tid->tid,
  4897. rx_tid->tx_avg_jitter,
  4898. rx_tid->tx_avg_delay,
  4899. rx_tid->tx_avg_err,
  4900. rx_tid->tx_total_success,
  4901. rx_tid->tx_drop);
  4902. }
  4903. }
  4904. #else
  4905. static void dp_print_jitter_stats(struct dp_peer *peer, struct dp_pdev *pdev)
  4906. {
  4907. }
  4908. #endif /* WLAN_PEER_JITTER */
  4909. void dp_print_peer_stats(struct dp_peer *peer)
  4910. {
  4911. uint8_t i;
  4912. uint32_t index;
  4913. uint32_t j;
  4914. char nss[DP_NSS_LENGTH];
  4915. char mu_group_id[DP_MU_GROUP_LENGTH];
  4916. struct dp_pdev *pdev;
  4917. uint32_t *pnss;
  4918. enum cdp_mu_packet_type rx_mu_type;
  4919. struct cdp_rx_mu *rx_mu;
  4920. pdev = peer->vdev->pdev;
  4921. DP_PRINT_STATS("Node Tx Stats:\n");
  4922. DP_PRINT_STATS("Total Packet Completions = %d",
  4923. peer->stats.tx.comp_pkt.num);
  4924. DP_PRINT_STATS("Total Bytes Completions = %llu",
  4925. peer->stats.tx.comp_pkt.bytes);
  4926. DP_PRINT_STATS("Success Packets = %d",
  4927. peer->stats.tx.tx_success.num);
  4928. DP_PRINT_STATS("Success Bytes = %llu",
  4929. peer->stats.tx.tx_success.bytes);
  4930. DP_PRINT_STATS("Unicast Success Packets = %d",
  4931. peer->stats.tx.ucast.num);
  4932. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  4933. peer->stats.tx.ucast.bytes);
  4934. DP_PRINT_STATS("Multicast Success Packets = %d",
  4935. peer->stats.tx.mcast.num);
  4936. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  4937. peer->stats.tx.mcast.bytes);
  4938. DP_PRINT_STATS("Broadcast Success Packets = %d",
  4939. peer->stats.tx.bcast.num);
  4940. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  4941. peer->stats.tx.bcast.bytes);
  4942. DP_PRINT_STATS("Packets Failed = %d",
  4943. peer->stats.tx.tx_failed);
  4944. DP_PRINT_STATS("Packets In OFDMA = %d",
  4945. peer->stats.tx.ofdma);
  4946. DP_PRINT_STATS("Packets In STBC = %d",
  4947. peer->stats.tx.stbc);
  4948. DP_PRINT_STATS("Packets In LDPC = %d",
  4949. peer->stats.tx.ldpc);
  4950. DP_PRINT_STATS("Packet Retries = %d",
  4951. peer->stats.tx.retries);
  4952. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  4953. peer->stats.tx.amsdu_cnt);
  4954. DP_PRINT_STATS("Msdu's As Part of Ampdu = %d",
  4955. peer->stats.tx.non_ampdu_cnt);
  4956. DP_PRINT_STATS("Msdu's As Ampdu = %d",
  4957. peer->stats.tx.ampdu_cnt);
  4958. DP_PRINT_STATS("Last Packet RSSI = %d",
  4959. peer->stats.tx.last_ack_rssi);
  4960. DP_PRINT_STATS("Dropped At FW: Removed Pkts = %u",
  4961. peer->stats.tx.dropped.fw_rem.num);
  4962. if (pdev && !wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx)) {
  4963. DP_PRINT_STATS("Dropped At FW: Removed bytes = %llu",
  4964. peer->stats.tx.dropped.fw_rem.bytes);
  4965. }
  4966. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  4967. peer->stats.tx.dropped.fw_rem_tx);
  4968. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  4969. peer->stats.tx.dropped.fw_rem_notx);
  4970. DP_PRINT_STATS("Dropped : Age Out = %d",
  4971. peer->stats.tx.dropped.age_out);
  4972. DP_PRINT_STATS("NAWDS : ");
  4973. DP_PRINT_STATS("Nawds multicast Drop Tx Packet = %d",
  4974. peer->stats.tx.nawds_mcast_drop);
  4975. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  4976. peer->stats.tx.nawds_mcast.num);
  4977. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  4978. peer->stats.tx.nawds_mcast.bytes);
  4979. DP_PRINT_STATS("Rate Info:");
  4980. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  4981. DP_PRINT_STATS("SGI = 0.8us %d 0.4us %d 1.6us %d 3.2us %d",
  4982. peer->stats.tx.sgi_count[0],
  4983. peer->stats.tx.sgi_count[1],
  4984. peer->stats.tx.sgi_count[2],
  4985. peer->stats.tx.sgi_count[3]);
  4986. DP_PRINT_STATS("Excess Retries per AC ");
  4987. DP_PRINT_STATS(" Best effort = %d",
  4988. peer->stats.tx.excess_retries_per_ac[0]);
  4989. DP_PRINT_STATS(" Background= %d",
  4990. peer->stats.tx.excess_retries_per_ac[1]);
  4991. DP_PRINT_STATS(" Video = %d",
  4992. peer->stats.tx.excess_retries_per_ac[2]);
  4993. DP_PRINT_STATS(" Voice = %d",
  4994. peer->stats.tx.excess_retries_per_ac[3]);
  4995. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  4996. peer->stats.tx.bw[0], peer->stats.tx.bw[1],
  4997. peer->stats.tx.bw[2], peer->stats.tx.bw[3]);
  4998. pnss = &peer->stats.tx.nss[0];
  4999. dp_print_nss(nss, pnss, SS_COUNT);
  5000. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  5001. DP_PRINT_STATS("Transmit Type :");
  5002. DP_PRINT_STATS("SU %d, MU_MIMO %d, MU_OFDMA %d, MU_MIMO_OFDMA %d",
  5003. peer->stats.tx.transmit_type[SU].num_msdu,
  5004. peer->stats.tx.transmit_type[MU_MIMO].num_msdu,
  5005. peer->stats.tx.transmit_type[MU_OFDMA].num_msdu,
  5006. peer->stats.tx.transmit_type[MU_MIMO_OFDMA].num_msdu);
  5007. for (i = 0; i < MAX_MU_GROUP_ID;) {
  5008. index = 0;
  5009. for (j = 0; j < DP_MU_GROUP_SHOW && i < MAX_MU_GROUP_ID;
  5010. j++) {
  5011. index += qdf_snprint(&mu_group_id[index],
  5012. DP_MU_GROUP_LENGTH - index,
  5013. " %d",
  5014. peer->stats.tx.mu_group_id[i]);
  5015. i++;
  5016. }
  5017. DP_PRINT_STATS("User position list for GID %02d->%d: [%s]",
  5018. i - DP_MU_GROUP_SHOW, i - 1, mu_group_id);
  5019. }
  5020. DP_PRINT_STATS("Last Packet RU index [%d], Size [%d]",
  5021. peer->stats.tx.ru_start, peer->stats.tx.ru_tones);
  5022. DP_PRINT_STATS("RU Locations RU[26 52 106 242 484 996]:");
  5023. DP_PRINT_STATS("RU_26: %d",
  5024. peer->stats.tx.ru_loc[RU_26_INDEX].num_msdu);
  5025. DP_PRINT_STATS("RU 52: %d",
  5026. peer->stats.tx.ru_loc[RU_52_INDEX].num_msdu);
  5027. DP_PRINT_STATS("RU 106: %d",
  5028. peer->stats.tx.ru_loc[RU_106_INDEX].num_msdu);
  5029. DP_PRINT_STATS("RU 242: %d",
  5030. peer->stats.tx.ru_loc[RU_242_INDEX].num_msdu);
  5031. DP_PRINT_STATS("RU 484: %d",
  5032. peer->stats.tx.ru_loc[RU_484_INDEX].num_msdu);
  5033. DP_PRINT_STATS("RU 996: %d",
  5034. peer->stats.tx.ru_loc[RU_996_INDEX].num_msdu);
  5035. DP_PRINT_STATS("Aggregation:");
  5036. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  5037. peer->stats.tx.amsdu_cnt);
  5038. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  5039. peer->stats.tx.non_amsdu_cnt);
  5040. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  5041. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  5042. peer->stats.tx.tx_byte_rate);
  5043. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  5044. peer->stats.tx.tx_data_rate);
  5045. dp_print_jitter_stats(peer, pdev);
  5046. DP_PRINT_STATS("Node Rx Stats:");
  5047. DP_PRINT_STATS("Packets Sent To Stack = %d",
  5048. peer->stats.rx.to_stack.num);
  5049. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  5050. peer->stats.rx.to_stack.bytes);
  5051. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  5052. DP_PRINT_STATS("Ring Id = %d", i);
  5053. DP_PRINT_STATS(" Packets Received = %d",
  5054. peer->stats.rx.rcvd_reo[i].num);
  5055. DP_PRINT_STATS(" Bytes Received = %llu",
  5056. peer->stats.rx.rcvd_reo[i].bytes);
  5057. }
  5058. DP_PRINT_STATS("Multicast Packets Received = %d",
  5059. peer->stats.rx.multicast.num);
  5060. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  5061. peer->stats.rx.multicast.bytes);
  5062. DP_PRINT_STATS("Broadcast Packets Received = %d",
  5063. peer->stats.rx.bcast.num);
  5064. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  5065. peer->stats.rx.bcast.bytes);
  5066. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  5067. peer->stats.rx.intra_bss.pkts.num);
  5068. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  5069. peer->stats.rx.intra_bss.pkts.bytes);
  5070. DP_PRINT_STATS("Raw Packets Received = %d",
  5071. peer->stats.rx.raw.num);
  5072. DP_PRINT_STATS("Raw Bytes Received = %llu",
  5073. peer->stats.rx.raw.bytes);
  5074. DP_PRINT_STATS("Errors: MIC Errors = %d",
  5075. peer->stats.rx.err.mic_err);
  5076. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  5077. peer->stats.rx.err.decrypt_err);
  5078. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  5079. peer->stats.rx.non_ampdu_cnt);
  5080. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  5081. peer->stats.rx.ampdu_cnt);
  5082. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  5083. peer->stats.rx.non_amsdu_cnt);
  5084. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  5085. peer->stats.rx.amsdu_cnt);
  5086. DP_PRINT_STATS("NAWDS : ");
  5087. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  5088. peer->stats.rx.nawds_mcast_drop);
  5089. DP_PRINT_STATS("SGI = 0.8us %d 0.4us %d 1.6us %d 3.2us %d",
  5090. peer->stats.rx.sgi_count[0],
  5091. peer->stats.rx.sgi_count[1],
  5092. peer->stats.rx.sgi_count[2],
  5093. peer->stats.rx.sgi_count[3]);
  5094. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  5095. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  5096. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  5097. DP_PRINT_STATS("MSDU Reception Type");
  5098. DP_PRINT_STATS("SU %d MU_MIMO %d MU_OFDMA %d MU_OFDMA_MIMO %d",
  5099. peer->stats.rx.reception_type[0],
  5100. peer->stats.rx.reception_type[1],
  5101. peer->stats.rx.reception_type[2],
  5102. peer->stats.rx.reception_type[3]);
  5103. DP_PRINT_STATS("PPDU Reception Type");
  5104. DP_PRINT_STATS("SU %d MU_MIMO %d MU_OFDMA %d MU_OFDMA_MIMO %d",
  5105. peer->stats.rx.ppdu_cnt[0],
  5106. peer->stats.rx.ppdu_cnt[1],
  5107. peer->stats.rx.ppdu_cnt[2],
  5108. peer->stats.rx.ppdu_cnt[3]);
  5109. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  5110. dp_print_common_ppdu_rates_info(&peer->stats.rx.su_ax_ppdu_cnt);
  5111. dp_print_mu_ppdu_rates_info(&peer->stats.rx.rx_mu[0]);
  5112. pnss = &peer->stats.rx.nss[0];
  5113. dp_print_nss(nss, pnss, SS_COUNT);
  5114. DP_PRINT_STATS("MSDU Count");
  5115. DP_PRINT_STATS(" NSS(1-8) = %s", nss);
  5116. DP_PRINT_STATS("reception mode SU");
  5117. pnss = &peer->stats.rx.ppdu_nss[0];
  5118. dp_print_nss(nss, pnss, SS_COUNT);
  5119. DP_PRINT_STATS(" PPDU Count");
  5120. DP_PRINT_STATS(" NSS(1-8) = %s", nss);
  5121. DP_PRINT_STATS(" MPDU OK = %d, MPDU Fail = %d",
  5122. peer->stats.rx.mpdu_cnt_fcs_ok,
  5123. peer->stats.rx.mpdu_cnt_fcs_err);
  5124. for (rx_mu_type = 0; rx_mu_type < RX_TYPE_MU_MAX; rx_mu_type++) {
  5125. DP_PRINT_STATS("reception mode %s",
  5126. mu_reception_mode[rx_mu_type]);
  5127. rx_mu = &peer->stats.rx.rx_mu[rx_mu_type];
  5128. pnss = &rx_mu->ppdu_nss[0];
  5129. dp_print_nss(nss, pnss, SS_COUNT);
  5130. DP_PRINT_STATS(" PPDU Count");
  5131. DP_PRINT_STATS(" NSS(1-8) = %s", nss);
  5132. DP_PRINT_STATS(" MPDU OK = %d, MPDU Fail = %d",
  5133. rx_mu->mpdu_cnt_fcs_ok,
  5134. rx_mu->mpdu_cnt_fcs_err);
  5135. }
  5136. DP_PRINT_STATS("Aggregation:");
  5137. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  5138. peer->stats.rx.ampdu_cnt);
  5139. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  5140. peer->stats.rx.non_ampdu_cnt);
  5141. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  5142. peer->stats.rx.amsdu_cnt);
  5143. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  5144. peer->stats.rx.non_amsdu_cnt);
  5145. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  5146. DP_PRINT_STATS(" Bytes received in last sec: %d",
  5147. peer->stats.rx.rx_byte_rate);
  5148. DP_PRINT_STATS(" Data received in last sec: %d",
  5149. peer->stats.rx.rx_data_rate);
  5150. DP_PRINT_STATS("Multipass Rx Packet Drop = %d",
  5151. peer->stats.rx.multipass_rx_pkt_drop);
  5152. }
  5153. void dp_print_per_ring_stats(struct dp_soc *soc)
  5154. {
  5155. uint8_t ring;
  5156. uint16_t core;
  5157. uint64_t total_packets;
  5158. DP_PRINT_STATS("Reo packets per ring:");
  5159. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  5160. total_packets = 0;
  5161. DP_PRINT_STATS("Packets on ring %u:", ring);
  5162. for (core = 0; core < num_possible_cpus(); core++) {
  5163. if (!soc->stats.rx.ring_packets[core][ring])
  5164. continue;
  5165. DP_PRINT_STATS("Packets arriving on core %u: %llu",
  5166. core,
  5167. soc->stats.rx.ring_packets[core][ring]);
  5168. total_packets += soc->stats.rx.ring_packets[core][ring];
  5169. }
  5170. DP_PRINT_STATS("Total packets on ring %u: %llu",
  5171. ring, total_packets);
  5172. }
  5173. }
  5174. void dp_txrx_path_stats(struct dp_soc *soc)
  5175. {
  5176. uint8_t error_code;
  5177. uint8_t loop_pdev;
  5178. struct dp_pdev *pdev;
  5179. uint8_t i;
  5180. if (!soc) {
  5181. dp_err("%s: Invalid access", __func__);
  5182. return;
  5183. }
  5184. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  5185. pdev = soc->pdev_list[loop_pdev];
  5186. dp_aggregate_pdev_stats(pdev);
  5187. DP_PRINT_STATS("Tx path Statistics:");
  5188. DP_PRINT_STATS("from stack: %u msdus (%llu bytes)",
  5189. pdev->stats.tx_i.rcvd.num,
  5190. pdev->stats.tx_i.rcvd.bytes);
  5191. DP_PRINT_STATS("processed from host: %u msdus (%llu bytes)",
  5192. pdev->stats.tx_i.processed.num,
  5193. pdev->stats.tx_i.processed.bytes);
  5194. DP_PRINT_STATS("successfully transmitted: %u msdus (%llu bytes)",
  5195. pdev->stats.tx.tx_success.num,
  5196. pdev->stats.tx.tx_success.bytes);
  5197. DP_PRINT_STATS("Dropped in host:");
  5198. DP_PRINT_STATS("Total packets dropped: %u,",
  5199. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5200. DP_PRINT_STATS("Descriptor not available: %u",
  5201. pdev->stats.tx_i.dropped.desc_na.num);
  5202. DP_PRINT_STATS("Ring full: %u",
  5203. pdev->stats.tx_i.dropped.ring_full);
  5204. DP_PRINT_STATS("Enqueue fail: %u",
  5205. pdev->stats.tx_i.dropped.enqueue_fail);
  5206. DP_PRINT_STATS("DMA Error: %u",
  5207. pdev->stats.tx_i.dropped.dma_error);
  5208. DP_PRINT_STATS("Dropped in hardware:");
  5209. DP_PRINT_STATS("total packets dropped: %u",
  5210. pdev->stats.tx.tx_failed);
  5211. DP_PRINT_STATS("mpdu age out: %u",
  5212. pdev->stats.tx.dropped.age_out);
  5213. DP_PRINT_STATS("firmware removed packets: %u (%llu bytes)",
  5214. pdev->stats.tx.dropped.fw_rem.num,
  5215. pdev->stats.tx.dropped.fw_rem.bytes);
  5216. DP_PRINT_STATS("firmware removed tx: %u",
  5217. pdev->stats.tx.dropped.fw_rem_tx);
  5218. DP_PRINT_STATS("firmware removed notx %u",
  5219. pdev->stats.tx.dropped.fw_rem_notx);
  5220. DP_PRINT_STATS("Invalid peer on tx path: %u",
  5221. pdev->soc->stats.tx.tx_invalid_peer.num);
  5222. DP_PRINT_STATS("Tx packets sent per interrupt:");
  5223. DP_PRINT_STATS("Single Packet: %u",
  5224. pdev->stats.tx_comp_histogram.pkts_1);
  5225. DP_PRINT_STATS("2-20 Packets: %u",
  5226. pdev->stats.tx_comp_histogram.pkts_2_20);
  5227. DP_PRINT_STATS("21-40 Packets: %u",
  5228. pdev->stats.tx_comp_histogram.pkts_21_40);
  5229. DP_PRINT_STATS("41-60 Packets: %u",
  5230. pdev->stats.tx_comp_histogram.pkts_41_60);
  5231. DP_PRINT_STATS("61-80 Packets: %u",
  5232. pdev->stats.tx_comp_histogram.pkts_61_80);
  5233. DP_PRINT_STATS("81-100 Packets: %u",
  5234. pdev->stats.tx_comp_histogram.pkts_81_100);
  5235. DP_PRINT_STATS("101-200 Packets: %u",
  5236. pdev->stats.tx_comp_histogram.pkts_101_200);
  5237. DP_PRINT_STATS(" 201+ Packets: %u",
  5238. pdev->stats.tx_comp_histogram.pkts_201_plus);
  5239. DP_PRINT_STATS("Rx path statistics");
  5240. DP_PRINT_STATS("delivered %u msdus ( %llu bytes),",
  5241. pdev->stats.rx.to_stack.num,
  5242. pdev->stats.rx.to_stack.bytes);
  5243. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  5244. if (!pdev->stats.rx.rcvd_reo[i].num)
  5245. continue;
  5246. DP_PRINT_STATS(
  5247. "received on reo[%d] %u msdus( %llu bytes),",
  5248. i, pdev->stats.rx.rcvd_reo[i].num,
  5249. pdev->stats.rx.rcvd_reo[i].bytes);
  5250. }
  5251. DP_PRINT_STATS("intra-bss packets %u msdus ( %llu bytes),",
  5252. pdev->stats.rx.intra_bss.pkts.num,
  5253. pdev->stats.rx.intra_bss.pkts.bytes);
  5254. DP_PRINT_STATS("intra-bss fails %u msdus ( %llu bytes),",
  5255. pdev->stats.rx.intra_bss.fail.num,
  5256. pdev->stats.rx.intra_bss.fail.bytes);
  5257. DP_PRINT_STATS("intra-bss no mdns fwds %u msdus",
  5258. pdev->stats.rx.intra_bss.mdns_no_fwd);
  5259. DP_PRINT_STATS("raw packets %u msdus ( %llu bytes),",
  5260. pdev->stats.rx.raw.num,
  5261. pdev->stats.rx.raw.bytes);
  5262. DP_PRINT_STATS("mic errors %u",
  5263. pdev->stats.rx.err.mic_err);
  5264. DP_PRINT_STATS("Invalid peer on rx path: %u",
  5265. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  5266. DP_PRINT_STATS("sw_peer_id invalid %u",
  5267. pdev->soc->stats.rx.err.rx_invalid_peer_id.num);
  5268. DP_PRINT_STATS("packet_len invalid %u",
  5269. pdev->soc->stats.rx.err.rx_invalid_pkt_len.num);
  5270. DP_PRINT_STATS("sa or da idx invalid %u",
  5271. pdev->soc->stats.rx.err.invalid_sa_da_idx);
  5272. DP_PRINT_STATS("defrag peer uninit %u",
  5273. pdev->soc->stats.rx.err.defrag_peer_uninit);
  5274. DP_PRINT_STATS("pkts delivered no peer %u",
  5275. pdev->soc->stats.rx.err.pkt_delivered_no_peer);
  5276. DP_PRINT_STATS("RX invalid cookie: %d",
  5277. soc->stats.rx.err.invalid_cookie);
  5278. DP_PRINT_STATS("2k jump delba sent: %u",
  5279. pdev->soc->stats.rx.err.rx_2k_jump_delba_sent);
  5280. DP_PRINT_STATS("2k jump msdu to stack: %u",
  5281. pdev->soc->stats.rx.err.rx_2k_jump_to_stack);
  5282. DP_PRINT_STATS("2k jump msdu drop: %u",
  5283. pdev->soc->stats.rx.err.rx_2k_jump_drop);
  5284. DP_PRINT_STATS("REO err oor msdu to stack %u",
  5285. pdev->soc->stats.rx.err.reo_err_oor_to_stack);
  5286. DP_PRINT_STATS("REO err oor msdu drop: %u",
  5287. pdev->soc->stats.rx.err.reo_err_oor_drop);
  5288. DP_PRINT_STATS("Rx err msdu rejected: %d",
  5289. soc->stats.rx.err.rejected);
  5290. DP_PRINT_STATS("Reo Statistics");
  5291. DP_PRINT_STATS("near_full: %u ", soc->stats.rx.near_full);
  5292. DP_PRINT_STATS("rbm error: %u msdus",
  5293. pdev->soc->stats.rx.err.invalid_rbm);
  5294. DP_PRINT_STATS("hal ring access fail: %u msdus",
  5295. pdev->soc->stats.rx.err.hal_ring_access_fail);
  5296. DP_PRINT_STATS("hal ring access full fail: %u msdus",
  5297. pdev->soc->stats.rx.err.hal_ring_access_full_fail);
  5298. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  5299. error_code++) {
  5300. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  5301. continue;
  5302. DP_PRINT_STATS("Reo error number (%u): %u msdus",
  5303. error_code,
  5304. pdev->soc->stats.rx.err
  5305. .reo_error[error_code]);
  5306. }
  5307. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  5308. error_code++) {
  5309. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  5310. continue;
  5311. DP_PRINT_STATS("Rxdma error number (%u): %u msdus",
  5312. error_code,
  5313. pdev->soc->stats.rx.err
  5314. .rxdma_error[error_code]);
  5315. }
  5316. DP_PRINT_STATS("Rx packets reaped per interrupt:");
  5317. DP_PRINT_STATS("Single Packet: %u",
  5318. pdev->stats.rx_ind_histogram.pkts_1);
  5319. DP_PRINT_STATS("2-20 Packets: %u",
  5320. pdev->stats.rx_ind_histogram.pkts_2_20);
  5321. DP_PRINT_STATS("21-40 Packets: %u",
  5322. pdev->stats.rx_ind_histogram.pkts_21_40);
  5323. DP_PRINT_STATS("41-60 Packets: %u",
  5324. pdev->stats.rx_ind_histogram.pkts_41_60);
  5325. DP_PRINT_STATS("61-80 Packets: %u",
  5326. pdev->stats.rx_ind_histogram.pkts_61_80);
  5327. DP_PRINT_STATS("81-100 Packets: %u",
  5328. pdev->stats.rx_ind_histogram.pkts_81_100);
  5329. DP_PRINT_STATS("101-200 Packets: %u",
  5330. pdev->stats.rx_ind_histogram.pkts_101_200);
  5331. DP_PRINT_STATS(" 201+ Packets: %u",
  5332. pdev->stats.rx_ind_histogram.pkts_201_plus);
  5333. DP_PRINT_STATS("%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  5334. __func__,
  5335. pdev->soc->wlan_cfg_ctx
  5336. ->tso_enabled,
  5337. pdev->soc->wlan_cfg_ctx
  5338. ->lro_enabled,
  5339. pdev->soc->wlan_cfg_ctx
  5340. ->rx_hash,
  5341. pdev->soc->wlan_cfg_ctx
  5342. ->napi_enabled);
  5343. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  5344. DP_PRINT_STATS("%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  5345. __func__,
  5346. pdev->soc->wlan_cfg_ctx
  5347. ->tx_flow_stop_queue_threshold,
  5348. pdev->soc->wlan_cfg_ctx
  5349. ->tx_flow_start_queue_offset);
  5350. #endif
  5351. }
  5352. }
  5353. /*
  5354. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  5355. * Current scope is bar received count
  5356. *
  5357. * @pdev_handle: DP_PDEV handle
  5358. *
  5359. * Return: void
  5360. */
  5361. static void
  5362. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  5363. {
  5364. struct dp_vdev *vdev;
  5365. struct dp_peer *peer;
  5366. uint32_t waitcnt;
  5367. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5368. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5369. if (!peer) {
  5370. dp_err("DP Invalid Peer refernce");
  5371. return;
  5372. }
  5373. if (peer->delete_in_progress) {
  5374. dp_err("DP Peer deletion in progress");
  5375. continue;
  5376. }
  5377. qdf_atomic_inc(&peer->ref_cnt);
  5378. waitcnt = 0;
  5379. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  5380. while (!(qdf_atomic_read(&pdev->stats_cmd_complete)) &&
  5381. waitcnt < 10) {
  5382. schedule_timeout_interruptible(
  5383. STATS_PROC_TIMEOUT);
  5384. waitcnt++;
  5385. }
  5386. qdf_atomic_set(&pdev->stats_cmd_complete, 0);
  5387. dp_peer_unref_delete(peer);
  5388. }
  5389. }
  5390. }
  5391. void
  5392. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  5393. {
  5394. uint8_t i = 0, index = 0;
  5395. DP_PRINT_STATS("PDEV Tx Stats:\n");
  5396. DP_PRINT_STATS("Received From Stack:");
  5397. DP_PRINT_STATS(" Packets = %d",
  5398. pdev->stats.tx_i.rcvd.num);
  5399. DP_PRINT_STATS(" Bytes = %llu",
  5400. pdev->stats.tx_i.rcvd.bytes);
  5401. DP_PRINT_STATS("Processed:");
  5402. DP_PRINT_STATS(" Packets = %d",
  5403. pdev->stats.tx_i.processed.num);
  5404. DP_PRINT_STATS(" Bytes = %llu",
  5405. pdev->stats.tx_i.processed.bytes);
  5406. DP_PRINT_STATS("Total Completions:");
  5407. DP_PRINT_STATS(" Packets = %u",
  5408. pdev->stats.tx.comp_pkt.num);
  5409. DP_PRINT_STATS(" Bytes = %llu",
  5410. pdev->stats.tx.comp_pkt.bytes);
  5411. DP_PRINT_STATS("Successful Completions:");
  5412. DP_PRINT_STATS(" Packets = %u",
  5413. pdev->stats.tx.tx_success.num);
  5414. DP_PRINT_STATS(" Bytes = %llu",
  5415. pdev->stats.tx.tx_success.bytes);
  5416. DP_PRINT_STATS("Dropped:");
  5417. DP_PRINT_STATS(" Total = %d",
  5418. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5419. DP_PRINT_STATS(" Dma_map_error = %d",
  5420. pdev->stats.tx_i.dropped.dma_error);
  5421. DP_PRINT_STATS(" Ring Full = %d",
  5422. pdev->stats.tx_i.dropped.ring_full);
  5423. DP_PRINT_STATS(" Descriptor Not available = %d",
  5424. pdev->stats.tx_i.dropped.desc_na.num);
  5425. DP_PRINT_STATS(" HW enqueue failed= %d",
  5426. pdev->stats.tx_i.dropped.enqueue_fail);
  5427. DP_PRINT_STATS(" Resources Full = %d",
  5428. pdev->stats.tx_i.dropped.res_full);
  5429. DP_PRINT_STATS(" FW removed Pkts = %u",
  5430. pdev->stats.tx.dropped.fw_rem.num);
  5431. DP_PRINT_STATS(" FW removed bytes= %llu",
  5432. pdev->stats.tx.dropped.fw_rem.bytes);
  5433. DP_PRINT_STATS(" FW removed transmitted = %d",
  5434. pdev->stats.tx.dropped.fw_rem_tx);
  5435. DP_PRINT_STATS(" FW removed untransmitted = %d",
  5436. pdev->stats.tx.dropped.fw_rem_notx);
  5437. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  5438. pdev->stats.tx.dropped.fw_reason1);
  5439. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  5440. pdev->stats.tx.dropped.fw_reason2);
  5441. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  5442. pdev->stats.tx.dropped.fw_reason3);
  5443. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  5444. pdev->stats.tx.dropped.age_out);
  5445. DP_PRINT_STATS(" headroom insufficient = %d",
  5446. pdev->stats.tx_i.dropped.headroom_insufficient);
  5447. DP_PRINT_STATS("Multicast:");
  5448. DP_PRINT_STATS(" Packets: %u",
  5449. pdev->stats.tx.mcast.num);
  5450. DP_PRINT_STATS(" Bytes: %llu",
  5451. pdev->stats.tx.mcast.bytes);
  5452. DP_PRINT_STATS("Scatter Gather:");
  5453. DP_PRINT_STATS(" Packets = %d",
  5454. pdev->stats.tx_i.sg.sg_pkt.num);
  5455. DP_PRINT_STATS(" Bytes = %llu",
  5456. pdev->stats.tx_i.sg.sg_pkt.bytes);
  5457. DP_PRINT_STATS(" Dropped By Host = %d",
  5458. pdev->stats.tx_i.sg.dropped_host.num);
  5459. DP_PRINT_STATS(" Dropped By Target = %d",
  5460. pdev->stats.tx_i.sg.dropped_target);
  5461. DP_PRINT_STATS("Mcast Enhancement:");
  5462. DP_PRINT_STATS(" Packets = %d",
  5463. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  5464. DP_PRINT_STATS(" Bytes = %llu",
  5465. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  5466. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  5467. pdev->stats.tx_i.mcast_en.dropped_map_error);
  5468. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  5469. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  5470. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  5471. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  5472. DP_PRINT_STATS(" Unicast sent = %d",
  5473. pdev->stats.tx_i.mcast_en.ucast);
  5474. DP_PRINT_STATS("Raw:");
  5475. DP_PRINT_STATS(" Packets = %d",
  5476. pdev->stats.tx_i.raw.raw_pkt.num);
  5477. DP_PRINT_STATS(" Bytes = %llu",
  5478. pdev->stats.tx_i.raw.raw_pkt.bytes);
  5479. DP_PRINT_STATS(" DMA map error = %d",
  5480. pdev->stats.tx_i.raw.dma_map_error);
  5481. DP_PRINT_STATS(" RAW pkt type[!data] error = %d",
  5482. pdev->stats.tx_i.raw.invalid_raw_pkt_datatype);
  5483. DP_PRINT_STATS("Reinjected:");
  5484. DP_PRINT_STATS(" Packets = %d",
  5485. pdev->stats.tx_i.reinject_pkts.num);
  5486. DP_PRINT_STATS(" Bytes = %llu\n",
  5487. pdev->stats.tx_i.reinject_pkts.bytes);
  5488. DP_PRINT_STATS("Inspected:");
  5489. DP_PRINT_STATS(" Packets = %d",
  5490. pdev->stats.tx_i.inspect_pkts.num);
  5491. DP_PRINT_STATS(" Bytes = %llu",
  5492. pdev->stats.tx_i.inspect_pkts.bytes);
  5493. DP_PRINT_STATS("Nawds Multicast:");
  5494. DP_PRINT_STATS(" Packets = %d",
  5495. pdev->stats.tx_i.nawds_mcast.num);
  5496. DP_PRINT_STATS(" Bytes = %llu",
  5497. pdev->stats.tx_i.nawds_mcast.bytes);
  5498. DP_PRINT_STATS("CCE Classified:");
  5499. DP_PRINT_STATS(" CCE Classified Packets: %u",
  5500. pdev->stats.tx_i.cce_classified);
  5501. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  5502. pdev->stats.tx_i.cce_classified_raw);
  5503. DP_PRINT_STATS("Mesh stats:");
  5504. DP_PRINT_STATS(" frames to firmware: %u",
  5505. pdev->stats.tx_i.mesh.exception_fw);
  5506. DP_PRINT_STATS(" completions from fw: %u",
  5507. pdev->stats.tx_i.mesh.completion_fw);
  5508. DP_PRINT_STATS("PPDU stats counter");
  5509. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  5510. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  5511. pdev->stats.ppdu_stats_counter[index]);
  5512. }
  5513. DP_PRINT_STATS("BA not received for delayed_ba: %d",
  5514. pdev->stats.cdp_delayed_ba_not_recev);
  5515. DP_PRINT_STATS("tx_ppdu_proc: %llu",
  5516. pdev->stats.tx_ppdu_proc);
  5517. DP_PRINT_STATS("ack ba comes twice: %llu",
  5518. pdev->stats.ack_ba_comes_twice);
  5519. DP_PRINT_STATS("ppdu dropped because of incomplete tlv: %llu",
  5520. pdev->stats.ppdu_drop);
  5521. for (i = 0; i < CDP_WDI_NUM_EVENTS; i++) {
  5522. if (!pdev->stats.wdi_event[i])
  5523. DP_PRINT_STATS("Wdi msgs received from fw[%d]:%d",
  5524. i, pdev->stats.wdi_event[i]);
  5525. }
  5526. dp_print_pdev_tx_capture_stats(pdev);
  5527. }
  5528. void
  5529. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5530. {
  5531. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5532. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5533. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5534. pdev->stats.rx.rcvd_reo[0].num,
  5535. pdev->stats.rx.rcvd_reo[1].num,
  5536. pdev->stats.rx.rcvd_reo[2].num,
  5537. pdev->stats.rx.rcvd_reo[3].num);
  5538. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5539. pdev->stats.rx.rcvd_reo[0].bytes,
  5540. pdev->stats.rx.rcvd_reo[1].bytes,
  5541. pdev->stats.rx.rcvd_reo[2].bytes,
  5542. pdev->stats.rx.rcvd_reo[3].bytes);
  5543. DP_PRINT_STATS("Replenished:");
  5544. DP_PRINT_STATS(" Packets = %d",
  5545. pdev->stats.replenish.pkts.num);
  5546. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5547. pdev->stats.buf_freelist);
  5548. DP_PRINT_STATS(" Low threshold intr = %d",
  5549. pdev->stats.replenish.low_thresh_intrs);
  5550. DP_PRINT_STATS("Dropped:");
  5551. DP_PRINT_STATS(" msdu_not_done = %d",
  5552. pdev->stats.dropped.msdu_not_done);
  5553. DP_PRINT_STATS(" wifi parse = %d",
  5554. pdev->stats.dropped.wifi_parse);
  5555. DP_PRINT_STATS(" mon_rx_drop = %d",
  5556. pdev->stats.dropped.mon_rx_drop);
  5557. DP_PRINT_STATS(" mon_radiotap_update_err = %d",
  5558. pdev->stats.dropped.mon_radiotap_update_err);
  5559. DP_PRINT_STATS(" mec_drop = %d",
  5560. pdev->stats.rx.mec_drop.num);
  5561. DP_PRINT_STATS(" Bytes = %llu",
  5562. pdev->stats.rx.mec_drop.bytes);
  5563. DP_PRINT_STATS("Sent To Stack:");
  5564. DP_PRINT_STATS(" Packets = %d",
  5565. pdev->stats.rx.to_stack.num);
  5566. DP_PRINT_STATS(" Bytes = %llu",
  5567. pdev->stats.rx.to_stack.bytes);
  5568. DP_PRINT_STATS(" vlan_tag_stp_cnt = %d",
  5569. pdev->stats.vlan_tag_stp_cnt);
  5570. DP_PRINT_STATS("Multicast/Broadcast:");
  5571. DP_PRINT_STATS(" Packets = %d",
  5572. pdev->stats.rx.multicast.num);
  5573. DP_PRINT_STATS(" Bytes = %llu",
  5574. pdev->stats.rx.multicast.bytes);
  5575. DP_PRINT_STATS("Errors:");
  5576. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5577. pdev->stats.replenish.rxdma_err);
  5578. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5579. pdev->stats.err.desc_alloc_fail);
  5580. DP_PRINT_STATS(" IP checksum error = %d",
  5581. pdev->stats.err.ip_csum_err);
  5582. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5583. pdev->stats.err.tcp_udp_csum_err);
  5584. /* Get bar_recv_cnt */
  5585. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5586. DP_PRINT_STATS("BAR Received Count: = %d",
  5587. pdev->stats.rx.bar_recv_cnt);
  5588. }
  5589. void
  5590. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5591. {
  5592. struct cdp_pdev_mon_stats *rx_mon_stats;
  5593. uint32_t *stat_ring_ppdu_ids;
  5594. uint32_t *dest_ring_ppdu_ids;
  5595. int i, idx;
  5596. rx_mon_stats = &pdev->rx_mon_stats;
  5597. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5598. DP_PRINT_STATS("status_ppdu_compl_cnt = %d",
  5599. rx_mon_stats->status_ppdu_compl);
  5600. DP_PRINT_STATS("status_ppdu_start_cnt = %d",
  5601. rx_mon_stats->status_ppdu_start);
  5602. DP_PRINT_STATS("status_ppdu_end_cnt = %d",
  5603. rx_mon_stats->status_ppdu_end);
  5604. DP_PRINT_STATS("status_ppdu_start_mis_cnt = %d",
  5605. rx_mon_stats->status_ppdu_start_mis);
  5606. DP_PRINT_STATS("status_ppdu_end_mis_cnt = %d",
  5607. rx_mon_stats->status_ppdu_end_mis);
  5608. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5609. rx_mon_stats->status_ppdu_done);
  5610. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5611. rx_mon_stats->dest_ppdu_done);
  5612. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5613. rx_mon_stats->dest_mpdu_done);
  5614. DP_PRINT_STATS("tlv_tag_status_err_cnt = %u",
  5615. rx_mon_stats->tlv_tag_status_err);
  5616. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5617. rx_mon_stats->dest_mpdu_drop);
  5618. DP_PRINT_STATS("dup_mon_linkdesc_cnt = %d",
  5619. rx_mon_stats->dup_mon_linkdesc_cnt);
  5620. DP_PRINT_STATS("dup_mon_buf_cnt = %d",
  5621. rx_mon_stats->dup_mon_buf_cnt);
  5622. DP_PRINT_STATS("mon_rx_buf_reaped = %u",
  5623. rx_mon_stats->mon_rx_bufs_reaped_dest);
  5624. DP_PRINT_STATS("mon_rx_buf_replenished = %u",
  5625. rx_mon_stats->mon_rx_bufs_replenished_dest);
  5626. DP_PRINT_STATS("ppdu_id_mismatch = %u",
  5627. rx_mon_stats->ppdu_id_mismatch);
  5628. DP_PRINT_STATS("mpdu_ppdu_id_match_cnt = %d",
  5629. rx_mon_stats->ppdu_id_match);
  5630. DP_PRINT_STATS("ppdus dropped frm status ring = %d",
  5631. rx_mon_stats->status_ppdu_drop);
  5632. DP_PRINT_STATS("ppdus dropped frm dest ring = %d",
  5633. rx_mon_stats->dest_ppdu_drop);
  5634. stat_ring_ppdu_ids =
  5635. (uint32_t *)qdf_mem_malloc(sizeof(uint32_t) * MAX_PPDU_ID_HIST);
  5636. dest_ring_ppdu_ids =
  5637. (uint32_t *)qdf_mem_malloc(sizeof(uint32_t) * MAX_PPDU_ID_HIST);
  5638. if (!stat_ring_ppdu_ids || !dest_ring_ppdu_ids)
  5639. DP_PRINT_STATS("Unable to allocate ppdu id hist mem\n");
  5640. qdf_spin_lock_bh(&pdev->mon_lock);
  5641. idx = rx_mon_stats->ppdu_id_hist_idx;
  5642. qdf_mem_copy(stat_ring_ppdu_ids,
  5643. rx_mon_stats->stat_ring_ppdu_id_hist,
  5644. sizeof(uint32_t) * MAX_PPDU_ID_HIST);
  5645. qdf_mem_copy(dest_ring_ppdu_ids,
  5646. rx_mon_stats->dest_ring_ppdu_id_hist,
  5647. sizeof(uint32_t) * MAX_PPDU_ID_HIST);
  5648. qdf_spin_unlock_bh(&pdev->mon_lock);
  5649. DP_PRINT_STATS("PPDU Id history:");
  5650. DP_PRINT_STATS("stat_ring_ppdu_ids\t dest_ring_ppdu_ids");
  5651. for (i = 0; i < MAX_PPDU_ID_HIST; i++) {
  5652. idx = (idx + 1) & (MAX_PPDU_ID_HIST - 1);
  5653. DP_PRINT_STATS("%*u\t%*u", 16,
  5654. rx_mon_stats->stat_ring_ppdu_id_hist[idx], 16,
  5655. rx_mon_stats->dest_ring_ppdu_id_hist[idx]);
  5656. }
  5657. qdf_mem_free(stat_ring_ppdu_ids);
  5658. qdf_mem_free(dest_ring_ppdu_ids);
  5659. DP_PRINT_STATS("mon_rx_dest_stuck = %d",
  5660. rx_mon_stats->mon_rx_dest_stuck);
  5661. }
  5662. void
  5663. dp_print_soc_tx_stats(struct dp_soc *soc)
  5664. {
  5665. uint8_t desc_pool_id;
  5666. soc->stats.tx.desc_in_use = 0;
  5667. DP_PRINT_STATS("SOC Tx Stats:\n");
  5668. for (desc_pool_id = 0;
  5669. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5670. desc_pool_id++)
  5671. soc->stats.tx.desc_in_use +=
  5672. soc->tx_desc[desc_pool_id].num_allocated;
  5673. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5674. soc->stats.tx.desc_in_use);
  5675. DP_PRINT_STATS("Tx Invalid peer:");
  5676. DP_PRINT_STATS(" Packets = %d",
  5677. soc->stats.tx.tx_invalid_peer.num);
  5678. DP_PRINT_STATS(" Bytes = %llu",
  5679. soc->stats.tx.tx_invalid_peer.bytes);
  5680. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5681. soc->stats.tx.tcl_ring_full[0],
  5682. soc->stats.tx.tcl_ring_full[1],
  5683. soc->stats.tx.tcl_ring_full[2]);
  5684. DP_PRINT_STATS("Tx invalid completion release = %d",
  5685. soc->stats.tx.invalid_release_source);
  5686. DP_PRINT_STATS("Tx comp wbm internal error = %d : [%d %d %d %d]",
  5687. soc->stats.tx.wbm_internal_error[WBM_INT_ERROR_ALL],
  5688. soc->stats.tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_BUFFER],
  5689. soc->stats.tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_LINK_DESC],
  5690. soc->stats.tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_MSDU_BUFF],
  5691. soc->stats.tx.wbm_internal_error[WBM_INT_ERROR_REO_BUFF_REAPED]);
  5692. DP_PRINT_STATS("Tx comp non wbm internal error = %d",
  5693. soc->stats.tx.non_wbm_internal_err);
  5694. DP_PRINT_STATS("Tx comp loop pkt limit hit = %d",
  5695. soc->stats.tx.tx_comp_loop_pkt_limit_hit);
  5696. DP_PRINT_STATS("Tx comp HP out of sync2 = %d",
  5697. soc->stats.tx.hp_oos2);
  5698. }
  5699. void dp_print_soc_interrupt_stats(struct dp_soc *soc)
  5700. {
  5701. int i = 0;
  5702. struct dp_intr_stats *intr_stats;
  5703. DP_PRINT_STATS("INT: Total |txComps|reo[0] |reo[1] |reo[2] |reo[3] |mon |rx_err | wbm |reo_sta|rxdm2hst|hst2rxdm|");
  5704. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  5705. intr_stats = &soc->intr_ctx[i].intr_stats;
  5706. DP_PRINT_STATS("%3u[%3d]: %7u %7u %7u %7u %7u %7u %7u %7u %7u %7u %8u %8u",
  5707. i,
  5708. hif_get_int_ctx_irq_num(soc->hif_handle, i),
  5709. intr_stats->num_masks,
  5710. intr_stats->num_tx_ring_masks[0],
  5711. intr_stats->num_rx_ring_masks[0],
  5712. intr_stats->num_rx_ring_masks[1],
  5713. intr_stats->num_rx_ring_masks[2],
  5714. intr_stats->num_rx_ring_masks[3],
  5715. intr_stats->num_rx_mon_ring_masks,
  5716. intr_stats->num_rx_err_ring_masks,
  5717. intr_stats->num_rx_wbm_rel_ring_masks,
  5718. intr_stats->num_reo_status_ring_masks,
  5719. intr_stats->num_rxdma2host_ring_masks,
  5720. intr_stats->num_host2rxdma_ring_masks);
  5721. }
  5722. }
  5723. void
  5724. dp_print_soc_rx_stats(struct dp_soc *soc)
  5725. {
  5726. uint32_t i;
  5727. char reo_error[DP_REO_ERR_LENGTH];
  5728. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5729. uint8_t index = 0;
  5730. DP_PRINT_STATS("No of AST Entries = %d", soc->num_ast_entries);
  5731. DP_PRINT_STATS("SOC Rx Stats:\n");
  5732. DP_PRINT_STATS("Fragmented packets: %u",
  5733. soc->stats.rx.rx_frags);
  5734. DP_PRINT_STATS("Reo reinjected packets: %u",
  5735. soc->stats.rx.reo_reinject);
  5736. DP_PRINT_STATS("Errors:\n");
  5737. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5738. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5739. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5740. DP_PRINT_STATS("Invalid RBM = %d",
  5741. soc->stats.rx.err.invalid_rbm);
  5742. DP_PRINT_STATS("Invalid Vdev = %d",
  5743. soc->stats.rx.err.invalid_vdev);
  5744. DP_PRINT_STATS("Invalid sa_idx or da_idx = %d",
  5745. soc->stats.rx.err.invalid_sa_da_idx);
  5746. DP_PRINT_STATS("Defrag peer uninit = %d",
  5747. soc->stats.rx.err.defrag_peer_uninit);
  5748. DP_PRINT_STATS("Pkts delivered no peer = %d",
  5749. soc->stats.rx.err.pkt_delivered_no_peer);
  5750. DP_PRINT_STATS("Invalid Pdev = %d",
  5751. soc->stats.rx.err.invalid_pdev);
  5752. DP_PRINT_STATS("Invalid Peer = %d",
  5753. soc->stats.rx.err.rx_invalid_peer.num);
  5754. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5755. soc->stats.rx.err.hal_ring_access_fail);
  5756. DP_PRINT_STATS("HAL Ring Access Full Fail = %d",
  5757. soc->stats.rx.err.hal_ring_access_full_fail);
  5758. DP_PRINT_STATS("MSDU Done failures = %d",
  5759. soc->stats.rx.err.msdu_done_fail);
  5760. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  5761. DP_PRINT_STATS("RX frag wait: %d", soc->stats.rx.rx_frag_wait);
  5762. DP_PRINT_STATS("RX frag err: %d", soc->stats.rx.rx_frag_err);
  5763. DP_PRINT_STATS("RX HP out_of_sync: %d", soc->stats.rx.hp_oos2);
  5764. DP_PRINT_STATS("RX Ring Near Full: %d", soc->stats.rx.near_full);
  5765. DP_PRINT_STATS("RX Reap Loop Pkt Limit Hit: %d",
  5766. soc->stats.rx.reap_loop_pkt_limit_hit);
  5767. DP_PRINT_STATS("RX DESC invalid magic: %u",
  5768. soc->stats.rx.err.rx_desc_invalid_magic);
  5769. DP_PRINT_STATS("RX DUP DESC: %d",
  5770. soc->stats.rx.err.hal_reo_dest_dup);
  5771. DP_PRINT_STATS("RX REL DUP DESC: %d",
  5772. soc->stats.rx.err.hal_wbm_rel_dup);
  5773. DP_PRINT_STATS("RXDMA ERR DUP DESC: %d",
  5774. soc->stats.rx.err.hal_rxdma_err_dup);
  5775. DP_PRINT_STATS("RX scatter msdu: %d",
  5776. soc->stats.rx.err.scatter_msdu);
  5777. DP_PRINT_STATS("RX invalid cookie: %d",
  5778. soc->stats.rx.err.invalid_cookie);
  5779. DP_PRINT_STATS("RX wait completed msdu break: %d",
  5780. soc->stats.rx.msdu_scatter_wait_break);
  5781. DP_PRINT_STATS("2k jump delba sent: %d",
  5782. soc->stats.rx.err.rx_2k_jump_delba_sent);
  5783. DP_PRINT_STATS("2k jump msdu to stack: %d",
  5784. soc->stats.rx.err.rx_2k_jump_to_stack);
  5785. DP_PRINT_STATS("2k jump msdu drop: %d",
  5786. soc->stats.rx.err.rx_2k_jump_drop);
  5787. DP_PRINT_STATS("REO err oor msdu to stack %d",
  5788. soc->stats.rx.err.reo_err_oor_to_stack);
  5789. DP_PRINT_STATS("REO err oor msdu drop: %d",
  5790. soc->stats.rx.err.reo_err_oor_drop);
  5791. DP_PRINT_STATS("Rx err msdu rejected: %d",
  5792. soc->stats.rx.err.rejected);
  5793. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5794. index += qdf_snprint(&rxdma_error[index],
  5795. DP_RXDMA_ERR_LENGTH - index,
  5796. " %d", soc->stats.rx.err.rxdma_error[i]);
  5797. }
  5798. DP_PRINT_STATS("RXDMA Error (0-31):%s", rxdma_error);
  5799. index = 0;
  5800. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5801. index += qdf_snprint(&reo_error[index],
  5802. DP_REO_ERR_LENGTH - index,
  5803. " %d", soc->stats.rx.err.reo_error[i]);
  5804. }
  5805. DP_PRINT_STATS("REO Error(0-14):%s", reo_error);
  5806. DP_PRINT_STATS("REO CMD SEND FAIL: %d",
  5807. soc->stats.rx.err.reo_cmd_send_fail);
  5808. }
  5809. #ifdef FEATURE_TSO_STATS
  5810. void dp_print_tso_stats(struct dp_soc *soc,
  5811. enum qdf_stats_verbosity_level level)
  5812. {
  5813. uint8_t loop_pdev;
  5814. uint32_t id;
  5815. struct dp_pdev *pdev;
  5816. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  5817. pdev = soc->pdev_list[loop_pdev];
  5818. DP_PRINT_STATS("TSO Statistics\n");
  5819. DP_PRINT_STATS(
  5820. "From stack: %d | Successful completions: %d | TSO Packets: %d | TSO Completions: %d",
  5821. pdev->stats.tx_i.rcvd.num,
  5822. pdev->stats.tx.tx_success.num,
  5823. pdev->stats.tso_stats.num_tso_pkts.num,
  5824. pdev->stats.tso_stats.tso_comp);
  5825. for (id = 0; id < CDP_MAX_TSO_PACKETS; id++) {
  5826. /* TSO LEVEL 1 - PACKET INFO */
  5827. DP_PRINT_STATS(
  5828. "Packet_Id:[%u]: Packet Length %zu | No. of segments: %u",
  5829. id,
  5830. pdev->stats.tso_stats.tso_info
  5831. .tso_packet_info[id].tso_packet_len,
  5832. pdev->stats.tso_stats.tso_info
  5833. .tso_packet_info[id].num_seg);
  5834. /* TSO LEVEL 2 */
  5835. if (level == QDF_STATS_VERBOSITY_LEVEL_HIGH)
  5836. dp_print_tso_seg_stats(pdev, id);
  5837. }
  5838. DP_PRINT_STATS(
  5839. "TSO Histogram: Single: %llu | 2-5 segs: %llu | 6-10: %llu segs | 11-15 segs: %llu | 16-20 segs: %llu | 20+ segs: %llu",
  5840. pdev->stats.tso_stats.seg_histogram.segs_1,
  5841. pdev->stats.tso_stats.seg_histogram.segs_2_5,
  5842. pdev->stats.tso_stats.seg_histogram.segs_6_10,
  5843. pdev->stats.tso_stats.seg_histogram.segs_11_15,
  5844. pdev->stats.tso_stats.seg_histogram.segs_16_20,
  5845. pdev->stats.tso_stats.seg_histogram.segs_20_plus);
  5846. }
  5847. }
  5848. void dp_stats_tso_segment_histogram_update(struct dp_pdev *pdev,
  5849. uint8_t _p_cntrs)
  5850. {
  5851. if (_p_cntrs == 1) {
  5852. DP_STATS_INC(pdev,
  5853. tso_stats.seg_histogram.segs_1, 1);
  5854. } else if (_p_cntrs >= 2 && _p_cntrs <= 5) {
  5855. DP_STATS_INC(pdev,
  5856. tso_stats.seg_histogram.segs_2_5, 1);
  5857. } else if (_p_cntrs > 5 && _p_cntrs <= 10) {
  5858. DP_STATS_INC(pdev,
  5859. tso_stats.seg_histogram.segs_6_10, 1);
  5860. } else if (_p_cntrs > 10 && _p_cntrs <= 15) {
  5861. DP_STATS_INC(pdev,
  5862. tso_stats.seg_histogram.segs_11_15, 1);
  5863. } else if (_p_cntrs > 15 && _p_cntrs <= 20) {
  5864. DP_STATS_INC(pdev,
  5865. tso_stats.seg_histogram.segs_16_20, 1);
  5866. } else if (_p_cntrs > 20) {
  5867. DP_STATS_INC(pdev,
  5868. tso_stats.seg_histogram.segs_20_plus, 1);
  5869. }
  5870. }
  5871. void dp_tso_segment_update(struct dp_pdev *pdev,
  5872. uint32_t stats_idx,
  5873. uint8_t idx,
  5874. struct qdf_tso_seg_t seg)
  5875. {
  5876. DP_STATS_UPD(pdev, tso_stats.tso_info.tso_packet_info[stats_idx]
  5877. .tso_seg[idx].num_frags,
  5878. seg.num_frags);
  5879. DP_STATS_UPD(pdev, tso_stats.tso_info.tso_packet_info[stats_idx]
  5880. .tso_seg[idx].total_len,
  5881. seg.total_len);
  5882. DP_STATS_UPD(pdev, tso_stats.tso_info.tso_packet_info[stats_idx]
  5883. .tso_seg[idx].tso_flags.tso_enable,
  5884. seg.tso_flags.tso_enable);
  5885. DP_STATS_UPD(pdev, tso_stats.tso_info.tso_packet_info[stats_idx]
  5886. .tso_seg[idx].tso_flags.fin,
  5887. seg.tso_flags.fin);
  5888. DP_STATS_UPD(pdev, tso_stats.tso_info.tso_packet_info[stats_idx]
  5889. .tso_seg[idx].tso_flags.syn,
  5890. seg.tso_flags.syn);
  5891. DP_STATS_UPD(pdev, tso_stats.tso_info.tso_packet_info[stats_idx]
  5892. .tso_seg[idx].tso_flags.rst,
  5893. seg.tso_flags.rst);
  5894. DP_STATS_UPD(pdev, tso_stats.tso_info.tso_packet_info[stats_idx]
  5895. .tso_seg[idx].tso_flags.psh,
  5896. seg.tso_flags.psh);
  5897. DP_STATS_UPD(pdev, tso_stats.tso_info.tso_packet_info[stats_idx]
  5898. .tso_seg[idx].tso_flags.ack,
  5899. seg.tso_flags.ack);
  5900. DP_STATS_UPD(pdev, tso_stats.tso_info.tso_packet_info[stats_idx]
  5901. .tso_seg[idx].tso_flags.urg,
  5902. seg.tso_flags.urg);
  5903. DP_STATS_UPD(pdev, tso_stats.tso_info.tso_packet_info[stats_idx]
  5904. .tso_seg[idx].tso_flags.ece,
  5905. seg.tso_flags.ece);
  5906. DP_STATS_UPD(pdev, tso_stats.tso_info.tso_packet_info[stats_idx]
  5907. .tso_seg[idx].tso_flags.cwr,
  5908. seg.tso_flags.cwr);
  5909. DP_STATS_UPD(pdev, tso_stats.tso_info.tso_packet_info[stats_idx]
  5910. .tso_seg[idx].tso_flags.ns,
  5911. seg.tso_flags.ns);
  5912. DP_STATS_UPD(pdev, tso_stats.tso_info.tso_packet_info[stats_idx]
  5913. .tso_seg[idx].tso_flags.tcp_seq_num,
  5914. seg.tso_flags.tcp_seq_num);
  5915. DP_STATS_UPD(pdev, tso_stats.tso_info.tso_packet_info[stats_idx]
  5916. .tso_seg[idx].tso_flags.ip_id,
  5917. seg.tso_flags.ip_id);
  5918. }
  5919. void dp_tso_packet_update(struct dp_pdev *pdev, uint32_t stats_idx,
  5920. qdf_nbuf_t msdu, uint16_t num_segs)
  5921. {
  5922. DP_STATS_UPD(pdev,
  5923. tso_stats.tso_info.tso_packet_info[stats_idx]
  5924. .num_seg,
  5925. num_segs);
  5926. DP_STATS_UPD(pdev,
  5927. tso_stats.tso_info.tso_packet_info[stats_idx]
  5928. .tso_packet_len,
  5929. qdf_nbuf_get_tcp_payload_len(msdu));
  5930. }
  5931. void dp_tso_segment_stats_update(struct dp_pdev *pdev,
  5932. struct qdf_tso_seg_elem_t *stats_seg,
  5933. uint32_t stats_idx)
  5934. {
  5935. uint8_t tso_seg_idx = 0;
  5936. while (stats_seg && (tso_seg_idx < CDP_MAX_TSO_SEGMENTS)) {
  5937. dp_tso_segment_update(pdev, stats_idx,
  5938. tso_seg_idx,
  5939. stats_seg->seg);
  5940. ++tso_seg_idx;
  5941. stats_seg = stats_seg->next;
  5942. }
  5943. }
  5944. void dp_txrx_clear_tso_stats(struct dp_soc *soc)
  5945. {
  5946. uint8_t loop_pdev;
  5947. struct dp_pdev *pdev;
  5948. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  5949. pdev = soc->pdev_list[loop_pdev];
  5950. dp_init_tso_stats(pdev);
  5951. }
  5952. }
  5953. #endif /* FEATURE_TSO_STATS */