qcom,lpass-cdc-clk-rsc.h 677 B

12345678910111213141516171819202122232425
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Copyright (c) 2019-2021, The Linux Foundation. All rights reserved.
  4. * Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved.
  5. */
  6. #ifndef __LPASS_CDC_CLK_RSC_H
  7. #define __LPASS_CDC_CLK_RSC_H
  8. /* LPASS codec clock types */
  9. #define TX_CORE_CLK 0
  10. #define RX_CORE_CLK 1
  11. #define WSA_CORE_CLK 2
  12. #define VA_CORE_CLK 3
  13. #define WSA2_CORE_CLK 4
  14. #define RX_TX_CORE_CLK 5
  15. #define WSA_TX_CORE_CLK 6
  16. #define WSA2_TX_CORE_CLK 7
  17. #define TX_NPL_CLK 8
  18. #define RX_NPL_CLK 9
  19. #define WSA_NPL_CLK 10
  20. #define VA_NPL_CLK 11
  21. #define MAX_CLK 12
  22. #endif /* __LPASS_CDC_CLK_RSC_H */