main.c 115 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2015-2020, 2021, The Linux Foundation. All rights reserved.
  4. * Copyright (c) 2022-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  5. */
  6. #define pr_fmt(fmt) "icnss2: " fmt
  7. #include <linux/of_address.h>
  8. #include <linux/clk.h>
  9. #include <linux/iommu.h>
  10. #include <linux/export.h>
  11. #include <linux/err.h>
  12. #include <linux/of.h>
  13. #include <linux/of_device.h>
  14. #include <linux/init.h>
  15. #include <linux/io.h>
  16. #include <linux/module.h>
  17. #include <linux/kernel.h>
  18. #include <linux/debugfs.h>
  19. #include <linux/seq_file.h>
  20. #include <linux/slab.h>
  21. #include <linux/regulator/consumer.h>
  22. #include <linux/interrupt.h>
  23. #include <linux/sched.h>
  24. #include <linux/delay.h>
  25. #include <linux/dma-mapping.h>
  26. #include <linux/thread_info.h>
  27. #include <linux/uaccess.h>
  28. #include <linux/etherdevice.h>
  29. #include <linux/of.h>
  30. #include <linux/of_irq.h>
  31. #include <linux/pm_runtime.h>
  32. #include <linux/soc/qcom/qmi.h>
  33. #include <linux/sysfs.h>
  34. #include <linux/thermal.h>
  35. #include <soc/qcom/memory_dump.h>
  36. #include <soc/qcom/secure_buffer.h>
  37. #include <soc/qcom/socinfo.h>
  38. #include <soc/qcom/qcom_ramdump.h>
  39. #include <linux/soc/qcom/smem.h>
  40. #include <linux/soc/qcom/smem_state.h>
  41. #include <linux/remoteproc.h>
  42. #include <linux/remoteproc/qcom_rproc.h>
  43. #include <linux/soc/qcom/pdr.h>
  44. #include <linux/remoteproc.h>
  45. #include <trace/hooks/remoteproc.h>
  46. #include "main.h"
  47. #include "qmi.h"
  48. #include "debug.h"
  49. #include "power.h"
  50. #include "genl.h"
  51. #define MAX_PROP_SIZE 32
  52. #define NUM_LOG_PAGES 10
  53. #define NUM_LOG_LONG_PAGES 4
  54. #define ICNSS_MAGIC 0x5abc5abc
  55. #define ICNSS_WLAN_SERVICE_NAME "wlan/fw"
  56. #define ICNSS_WLANPD_NAME "msm/modem/wlan_pd"
  57. #define ICNSS_DEFAULT_FEATURE_MASK 0x01
  58. #define ICNSS_M3_SEGMENT(segment) "wcnss_"segment
  59. #define ICNSS_M3_SEGMENT_PHYAREG "phyareg"
  60. #define ICNSS_M3_SEGMENT_PHYA "phydbg"
  61. #define ICNSS_M3_SEGMENT_WMACREG "wmac0reg"
  62. #define ICNSS_M3_SEGMENT_WCSSDBG "WCSSDBG"
  63. #define ICNSS_M3_SEGMENT_PHYAM3 "PHYAPDMEM"
  64. #define ICNSS_QUIRKS_DEFAULT BIT(FW_REJUVENATE_ENABLE)
  65. #define ICNSS_MAX_PROBE_CNT 2
  66. #define ICNSS_BDF_TYPE_DEFAULT ICNSS_BDF_ELF
  67. #define PROBE_TIMEOUT 15000
  68. #define SMP2P_SOC_WAKE_TIMEOUT 500
  69. #ifdef CONFIG_ICNSS2_DEBUG
  70. static unsigned long qmi_timeout = 3000;
  71. module_param(qmi_timeout, ulong, 0600);
  72. #define WLFW_TIMEOUT msecs_to_jiffies(qmi_timeout)
  73. #else
  74. #define WLFW_TIMEOUT msecs_to_jiffies(3000)
  75. #endif
  76. static struct icnss_priv *penv;
  77. static struct work_struct wpss_loader;
  78. uint64_t dynamic_feature_mask = ICNSS_DEFAULT_FEATURE_MASK;
  79. #define ICNSS_EVENT_PENDING 2989
  80. #define ICNSS_EVENT_SYNC BIT(0)
  81. #define ICNSS_EVENT_UNINTERRUPTIBLE BIT(1)
  82. #define ICNSS_EVENT_SYNC_UNINTERRUPTIBLE (ICNSS_EVENT_UNINTERRUPTIBLE | \
  83. ICNSS_EVENT_SYNC)
  84. #define ICNSS_DMS_QMI_CONNECTION_WAIT_MS 50
  85. #define ICNSS_DMS_QMI_CONNECTION_WAIT_RETRY 200
  86. #define SMP2P_GET_MAX_RETRY 4
  87. #define SMP2P_GET_RETRY_DELAY_MS 500
  88. #define RAMDUMP_NUM_DEVICES 256
  89. #define ICNSS_RAMDUMP_NAME "icnss_ramdump"
  90. #define WLAN_EN_TEMP_THRESHOLD 5000
  91. #define WLAN_EN_DELAY 500
  92. #define ICNSS_RPROC_LEN 10
  93. static DEFINE_IDA(rd_minor_id);
  94. enum icnss_pdr_cause_index {
  95. ICNSS_FW_CRASH,
  96. ICNSS_ROOT_PD_CRASH,
  97. ICNSS_ROOT_PD_SHUTDOWN,
  98. ICNSS_HOST_ERROR,
  99. };
  100. static const char * const icnss_pdr_cause[] = {
  101. [ICNSS_FW_CRASH] = "FW crash",
  102. [ICNSS_ROOT_PD_CRASH] = "Root PD crashed",
  103. [ICNSS_ROOT_PD_SHUTDOWN] = "Root PD shutdown",
  104. [ICNSS_HOST_ERROR] = "Host error",
  105. };
  106. static void icnss_set_plat_priv(struct icnss_priv *priv)
  107. {
  108. penv = priv;
  109. }
  110. static struct icnss_priv *icnss_get_plat_priv(void)
  111. {
  112. return penv;
  113. }
  114. static ssize_t icnss_sysfs_store(struct kobject *kobj,
  115. struct kobj_attribute *attr,
  116. const char *buf, size_t count)
  117. {
  118. struct icnss_priv *priv = icnss_get_plat_priv();
  119. atomic_set(&priv->is_shutdown, true);
  120. icnss_pr_dbg("Received shutdown indication");
  121. return count;
  122. }
  123. static struct kobj_attribute icnss_sysfs_attribute =
  124. __ATTR(shutdown, 0660, NULL, icnss_sysfs_store);
  125. static void icnss_pm_stay_awake(struct icnss_priv *priv)
  126. {
  127. if (atomic_inc_return(&priv->pm_count) != 1)
  128. return;
  129. icnss_pr_vdbg("PM stay awake, state: 0x%lx, count: %d\n", priv->state,
  130. atomic_read(&priv->pm_count));
  131. pm_stay_awake(&priv->pdev->dev);
  132. priv->stats.pm_stay_awake++;
  133. }
  134. static void icnss_pm_relax(struct icnss_priv *priv)
  135. {
  136. int r = atomic_dec_return(&priv->pm_count);
  137. WARN_ON(r < 0);
  138. if (r != 0)
  139. return;
  140. icnss_pr_vdbg("PM relax, state: 0x%lx, count: %d\n", priv->state,
  141. atomic_read(&priv->pm_count));
  142. pm_relax(&priv->pdev->dev);
  143. priv->stats.pm_relax++;
  144. }
  145. char *icnss_driver_event_to_str(enum icnss_driver_event_type type)
  146. {
  147. switch (type) {
  148. case ICNSS_DRIVER_EVENT_SERVER_ARRIVE:
  149. return "SERVER_ARRIVE";
  150. case ICNSS_DRIVER_EVENT_SERVER_EXIT:
  151. return "SERVER_EXIT";
  152. case ICNSS_DRIVER_EVENT_FW_READY_IND:
  153. return "FW_READY";
  154. case ICNSS_DRIVER_EVENT_REGISTER_DRIVER:
  155. return "REGISTER_DRIVER";
  156. case ICNSS_DRIVER_EVENT_UNREGISTER_DRIVER:
  157. return "UNREGISTER_DRIVER";
  158. case ICNSS_DRIVER_EVENT_PD_SERVICE_DOWN:
  159. return "PD_SERVICE_DOWN";
  160. case ICNSS_DRIVER_EVENT_FW_EARLY_CRASH_IND:
  161. return "FW_EARLY_CRASH_IND";
  162. case ICNSS_DRIVER_EVENT_IDLE_SHUTDOWN:
  163. return "IDLE_SHUTDOWN";
  164. case ICNSS_DRIVER_EVENT_IDLE_RESTART:
  165. return "IDLE_RESTART";
  166. case ICNSS_DRIVER_EVENT_FW_INIT_DONE_IND:
  167. return "FW_INIT_DONE";
  168. case ICNSS_DRIVER_EVENT_QDSS_TRACE_REQ_MEM:
  169. return "QDSS_TRACE_REQ_MEM";
  170. case ICNSS_DRIVER_EVENT_QDSS_TRACE_SAVE:
  171. return "QDSS_TRACE_SAVE";
  172. case ICNSS_DRIVER_EVENT_QDSS_TRACE_FREE:
  173. return "QDSS_TRACE_FREE";
  174. case ICNSS_DRIVER_EVENT_M3_DUMP_UPLOAD_REQ:
  175. return "M3_DUMP_UPLOAD";
  176. case ICNSS_DRIVER_EVENT_QDSS_TRACE_REQ_DATA:
  177. return "QDSS_TRACE_REQ_DATA";
  178. case ICNSS_DRIVER_EVENT_SUBSYS_RESTART_LEVEL:
  179. return "SUBSYS_RESTART_LEVEL";
  180. case ICNSS_DRIVER_EVENT_MAX:
  181. return "EVENT_MAX";
  182. }
  183. return "UNKNOWN";
  184. };
  185. char *icnss_soc_wake_event_to_str(enum icnss_soc_wake_event_type type)
  186. {
  187. switch (type) {
  188. case ICNSS_SOC_WAKE_REQUEST_EVENT:
  189. return "SOC_WAKE_REQUEST";
  190. case ICNSS_SOC_WAKE_RELEASE_EVENT:
  191. return "SOC_WAKE_RELEASE";
  192. case ICNSS_SOC_WAKE_EVENT_MAX:
  193. return "SOC_EVENT_MAX";
  194. }
  195. return "UNKNOWN";
  196. };
  197. int icnss_driver_event_post(struct icnss_priv *priv,
  198. enum icnss_driver_event_type type,
  199. u32 flags, void *data)
  200. {
  201. struct icnss_driver_event *event;
  202. unsigned long irq_flags;
  203. int gfp = GFP_KERNEL;
  204. int ret = 0;
  205. if (!priv)
  206. return -ENODEV;
  207. icnss_pr_dbg("Posting event: %s(%d), %s, flags: 0x%x, state: 0x%lx\n",
  208. icnss_driver_event_to_str(type), type, current->comm,
  209. flags, priv->state);
  210. if (type >= ICNSS_DRIVER_EVENT_MAX) {
  211. icnss_pr_err("Invalid Event type: %d, can't post", type);
  212. return -EINVAL;
  213. }
  214. if (in_interrupt() || irqs_disabled())
  215. gfp = GFP_ATOMIC;
  216. event = kzalloc(sizeof(*event), gfp);
  217. if (event == NULL)
  218. return -ENOMEM;
  219. icnss_pm_stay_awake(priv);
  220. event->type = type;
  221. event->data = data;
  222. init_completion(&event->complete);
  223. event->ret = ICNSS_EVENT_PENDING;
  224. event->sync = !!(flags & ICNSS_EVENT_SYNC);
  225. spin_lock_irqsave(&priv->event_lock, irq_flags);
  226. list_add_tail(&event->list, &priv->event_list);
  227. spin_unlock_irqrestore(&priv->event_lock, irq_flags);
  228. priv->stats.events[type].posted++;
  229. queue_work(priv->event_wq, &priv->event_work);
  230. if (!(flags & ICNSS_EVENT_SYNC))
  231. goto out;
  232. if (flags & ICNSS_EVENT_UNINTERRUPTIBLE)
  233. wait_for_completion(&event->complete);
  234. else
  235. ret = wait_for_completion_interruptible(&event->complete);
  236. icnss_pr_dbg("Completed event: %s(%d), state: 0x%lx, ret: %d/%d\n",
  237. icnss_driver_event_to_str(type), type, priv->state, ret,
  238. event->ret);
  239. spin_lock_irqsave(&priv->event_lock, irq_flags);
  240. if (ret == -ERESTARTSYS && event->ret == ICNSS_EVENT_PENDING) {
  241. event->sync = false;
  242. spin_unlock_irqrestore(&priv->event_lock, irq_flags);
  243. ret = -EINTR;
  244. goto out;
  245. }
  246. spin_unlock_irqrestore(&priv->event_lock, irq_flags);
  247. ret = event->ret;
  248. kfree(event);
  249. out:
  250. icnss_pm_relax(priv);
  251. return ret;
  252. }
  253. int icnss_soc_wake_event_post(struct icnss_priv *priv,
  254. enum icnss_soc_wake_event_type type,
  255. u32 flags, void *data)
  256. {
  257. struct icnss_soc_wake_event *event;
  258. unsigned long irq_flags;
  259. int gfp = GFP_KERNEL;
  260. int ret = 0;
  261. if (!priv)
  262. return -ENODEV;
  263. icnss_pr_soc_wake("Posting event: %s(%d), %s, flags: 0x%x, state: 0x%lx\n",
  264. icnss_soc_wake_event_to_str(type),
  265. type, current->comm, flags, priv->state);
  266. if (type >= ICNSS_SOC_WAKE_EVENT_MAX) {
  267. icnss_pr_err("Invalid Event type: %d, can't post", type);
  268. return -EINVAL;
  269. }
  270. if (in_interrupt() || irqs_disabled())
  271. gfp = GFP_ATOMIC;
  272. event = kzalloc(sizeof(*event), gfp);
  273. if (!event)
  274. return -ENOMEM;
  275. icnss_pm_stay_awake(priv);
  276. event->type = type;
  277. event->data = data;
  278. init_completion(&event->complete);
  279. event->ret = ICNSS_EVENT_PENDING;
  280. event->sync = !!(flags & ICNSS_EVENT_SYNC);
  281. spin_lock_irqsave(&priv->soc_wake_msg_lock, irq_flags);
  282. list_add_tail(&event->list, &priv->soc_wake_msg_list);
  283. spin_unlock_irqrestore(&priv->soc_wake_msg_lock, irq_flags);
  284. priv->stats.soc_wake_events[type].posted++;
  285. queue_work(priv->soc_wake_wq, &priv->soc_wake_msg_work);
  286. if (!(flags & ICNSS_EVENT_SYNC))
  287. goto out;
  288. if (flags & ICNSS_EVENT_UNINTERRUPTIBLE)
  289. wait_for_completion(&event->complete);
  290. else
  291. ret = wait_for_completion_interruptible(&event->complete);
  292. icnss_pr_soc_wake("Completed event: %s(%d), state: 0x%lx, ret: %d/%d\n",
  293. icnss_soc_wake_event_to_str(type),
  294. type, priv->state, ret, event->ret);
  295. spin_lock_irqsave(&priv->soc_wake_msg_lock, irq_flags);
  296. if (ret == -ERESTARTSYS && event->ret == ICNSS_EVENT_PENDING) {
  297. event->sync = false;
  298. spin_unlock_irqrestore(&priv->soc_wake_msg_lock, irq_flags);
  299. ret = -EINTR;
  300. goto out;
  301. }
  302. spin_unlock_irqrestore(&priv->soc_wake_msg_lock, irq_flags);
  303. ret = event->ret;
  304. kfree(event);
  305. out:
  306. icnss_pm_relax(priv);
  307. return ret;
  308. }
  309. bool icnss_is_fw_ready(void)
  310. {
  311. if (!penv)
  312. return false;
  313. else
  314. return test_bit(ICNSS_FW_READY, &penv->state);
  315. }
  316. EXPORT_SYMBOL(icnss_is_fw_ready);
  317. void icnss_block_shutdown(bool status)
  318. {
  319. if (!penv)
  320. return;
  321. if (status) {
  322. set_bit(ICNSS_BLOCK_SHUTDOWN, &penv->state);
  323. reinit_completion(&penv->unblock_shutdown);
  324. } else {
  325. clear_bit(ICNSS_BLOCK_SHUTDOWN, &penv->state);
  326. complete(&penv->unblock_shutdown);
  327. }
  328. }
  329. EXPORT_SYMBOL(icnss_block_shutdown);
  330. bool icnss_is_fw_down(void)
  331. {
  332. struct icnss_priv *priv = icnss_get_plat_priv();
  333. if (!priv)
  334. return false;
  335. return test_bit(ICNSS_FW_DOWN, &priv->state) ||
  336. test_bit(ICNSS_PD_RESTART, &priv->state) ||
  337. test_bit(ICNSS_REJUVENATE, &priv->state);
  338. }
  339. EXPORT_SYMBOL(icnss_is_fw_down);
  340. unsigned long icnss_get_device_config(void)
  341. {
  342. struct icnss_priv *priv = icnss_get_plat_priv();
  343. if (!priv)
  344. return 0;
  345. return priv->device_config;
  346. }
  347. EXPORT_SYMBOL(icnss_get_device_config);
  348. bool icnss_is_rejuvenate(void)
  349. {
  350. if (!penv)
  351. return false;
  352. else
  353. return test_bit(ICNSS_REJUVENATE, &penv->state);
  354. }
  355. EXPORT_SYMBOL(icnss_is_rejuvenate);
  356. bool icnss_is_pdr(void)
  357. {
  358. if (!penv)
  359. return false;
  360. else
  361. return test_bit(ICNSS_PDR, &penv->state);
  362. }
  363. EXPORT_SYMBOL(icnss_is_pdr);
  364. static int icnss_send_smp2p(struct icnss_priv *priv,
  365. enum icnss_smp2p_msg_id msg_id,
  366. enum smp2p_out_entry smp2p_entry)
  367. {
  368. unsigned int value = 0;
  369. int ret;
  370. if (IS_ERR(priv->smp2p_info[smp2p_entry].smem_state))
  371. return -EINVAL;
  372. /* No Need to check FW_DOWN for ICNSS_RESET_MSG */
  373. if (msg_id == ICNSS_RESET_MSG) {
  374. priv->smp2p_info[smp2p_entry].seq = 0;
  375. ret = qcom_smem_state_update_bits(
  376. priv->smp2p_info[smp2p_entry].smem_state,
  377. ICNSS_SMEM_VALUE_MASK,
  378. 0);
  379. if (ret)
  380. icnss_pr_err("Error in SMP2P sent. ret: %d, %s\n",
  381. ret, icnss_smp2p_str[smp2p_entry]);
  382. return ret;
  383. }
  384. if (test_bit(ICNSS_FW_DOWN, &priv->state))
  385. return -ENODEV;
  386. value |= priv->smp2p_info[smp2p_entry].seq++;
  387. value <<= ICNSS_SMEM_SEQ_NO_POS;
  388. value |= msg_id;
  389. icnss_pr_smp2p("Sending SMP2P value: 0x%X\n", value);
  390. if (msg_id == ICNSS_SOC_WAKE_REQ || msg_id == ICNSS_SOC_WAKE_REL)
  391. reinit_completion(&penv->smp2p_soc_wake_wait);
  392. ret = qcom_smem_state_update_bits(
  393. priv->smp2p_info[smp2p_entry].smem_state,
  394. ICNSS_SMEM_VALUE_MASK,
  395. value);
  396. if (ret) {
  397. icnss_pr_smp2p("Error in SMP2P send ret: %d, %s\n", ret,
  398. icnss_smp2p_str[smp2p_entry]);
  399. } else {
  400. if (msg_id == ICNSS_SOC_WAKE_REQ ||
  401. msg_id == ICNSS_SOC_WAKE_REL) {
  402. if (!wait_for_completion_timeout(
  403. &priv->smp2p_soc_wake_wait,
  404. msecs_to_jiffies(SMP2P_SOC_WAKE_TIMEOUT))) {
  405. icnss_pr_err("SMP2P Soc Wake timeout msg %d, %s\n", msg_id,
  406. icnss_smp2p_str[smp2p_entry]);
  407. if (!test_bit(ICNSS_FW_DOWN, &priv->state))
  408. ICNSS_ASSERT(0);
  409. }
  410. }
  411. }
  412. return ret;
  413. }
  414. static irqreturn_t fw_error_fatal_handler(int irq, void *ctx)
  415. {
  416. struct icnss_priv *priv = ctx;
  417. if (priv)
  418. priv->force_err_fatal = true;
  419. icnss_pr_err("Received force error fatal request from FW\n");
  420. return IRQ_HANDLED;
  421. }
  422. static irqreturn_t fw_crash_indication_handler(int irq, void *ctx)
  423. {
  424. struct icnss_priv *priv = ctx;
  425. struct icnss_uevent_fw_down_data fw_down_data = {0};
  426. icnss_pr_err("Received early crash indication from FW\n");
  427. if (priv) {
  428. set_bit(ICNSS_FW_DOWN, &priv->state);
  429. icnss_ignore_fw_timeout(true);
  430. if (test_bit(ICNSS_FW_READY, &priv->state)) {
  431. clear_bit(ICNSS_FW_READY, &priv->state);
  432. fw_down_data.crashed = true;
  433. icnss_call_driver_uevent(priv, ICNSS_UEVENT_FW_DOWN,
  434. &fw_down_data);
  435. }
  436. }
  437. icnss_driver_event_post(priv, ICNSS_DRIVER_EVENT_FW_EARLY_CRASH_IND,
  438. 0, NULL);
  439. return IRQ_HANDLED;
  440. }
  441. static void register_fw_error_notifications(struct device *dev)
  442. {
  443. struct icnss_priv *priv = dev_get_drvdata(dev);
  444. struct device_node *dev_node;
  445. int irq = 0, ret = 0;
  446. if (!priv)
  447. return;
  448. dev_node = of_find_node_by_name(NULL, "qcom,smp2p_map_wlan_1_in");
  449. if (!dev_node) {
  450. icnss_pr_err("Failed to get smp2p node for force-fatal-error\n");
  451. return;
  452. }
  453. icnss_pr_dbg("smp2p node->name=%s\n", dev_node->name);
  454. if (strcmp("qcom,smp2p_map_wlan_1_in", dev_node->name) == 0) {
  455. ret = irq = of_irq_get_byname(dev_node,
  456. "qcom,smp2p-force-fatal-error");
  457. if (ret < 0) {
  458. icnss_pr_err("Unable to get force-fatal-error irq %d\n",
  459. irq);
  460. return;
  461. }
  462. }
  463. ret = devm_request_threaded_irq(dev, irq, NULL, fw_error_fatal_handler,
  464. IRQF_ONESHOT | IRQF_TRIGGER_RISING,
  465. "wlanfw-err", priv);
  466. if (ret < 0) {
  467. icnss_pr_err("Unable to register for error fatal IRQ handler %d ret = %d",
  468. irq, ret);
  469. return;
  470. }
  471. icnss_pr_dbg("FW force error fatal handler registered irq = %d\n", irq);
  472. priv->fw_error_fatal_irq = irq;
  473. }
  474. static void register_early_crash_notifications(struct device *dev)
  475. {
  476. struct icnss_priv *priv = dev_get_drvdata(dev);
  477. struct device_node *dev_node;
  478. int irq = 0, ret = 0;
  479. if (!priv)
  480. return;
  481. dev_node = of_find_node_by_name(NULL, "qcom,smp2p_map_wlan_1_in");
  482. if (!dev_node) {
  483. icnss_pr_err("Failed to get smp2p node for early-crash-ind\n");
  484. return;
  485. }
  486. icnss_pr_dbg("smp2p node->name=%s\n", dev_node->name);
  487. if (strcmp("qcom,smp2p_map_wlan_1_in", dev_node->name) == 0) {
  488. ret = irq = of_irq_get_byname(dev_node,
  489. "qcom,smp2p-early-crash-ind");
  490. if (ret < 0) {
  491. icnss_pr_err("Unable to get early-crash-ind irq %d\n",
  492. irq);
  493. return;
  494. }
  495. }
  496. ret = devm_request_threaded_irq(dev, irq, NULL,
  497. fw_crash_indication_handler,
  498. IRQF_ONESHOT | IRQF_TRIGGER_RISING,
  499. "wlanfw-early-crash-ind", priv);
  500. if (ret < 0) {
  501. icnss_pr_err("Unable to register for early crash indication IRQ handler %d ret = %d",
  502. irq, ret);
  503. return;
  504. }
  505. icnss_pr_dbg("FW crash indication handler registered irq = %d\n", irq);
  506. priv->fw_early_crash_irq = irq;
  507. }
  508. static int icnss_get_temperature(struct icnss_priv *priv, int *temp)
  509. {
  510. struct thermal_zone_device *thermal_dev;
  511. const char *tsens;
  512. int ret;
  513. ret = of_property_read_string(priv->pdev->dev.of_node,
  514. "tsens",
  515. &tsens);
  516. if (ret)
  517. return ret;
  518. icnss_pr_dbg("Thermal Sensor is %s\n", tsens);
  519. thermal_dev = thermal_zone_get_zone_by_name(tsens);
  520. if (IS_ERR(thermal_dev)) {
  521. icnss_pr_err("Fail to get thermal zone. ret: %d",
  522. PTR_ERR(thermal_dev));
  523. return PTR_ERR(thermal_dev);
  524. }
  525. ret = thermal_zone_get_temp(thermal_dev, temp);
  526. if (ret)
  527. icnss_pr_err("Fail to get temperature. ret: %d", ret);
  528. return ret;
  529. }
  530. static irqreturn_t fw_soc_wake_ack_handler(int irq, void *ctx)
  531. {
  532. struct icnss_priv *priv = ctx;
  533. if (priv)
  534. complete(&priv->smp2p_soc_wake_wait);
  535. return IRQ_HANDLED;
  536. }
  537. static void register_soc_wake_notif(struct device *dev)
  538. {
  539. struct icnss_priv *priv = dev_get_drvdata(dev);
  540. struct device_node *dev_node;
  541. int irq = 0, ret = 0;
  542. if (!priv)
  543. return;
  544. dev_node = of_find_node_by_name(NULL, "qcom,smp2p_map_wlan_2_in");
  545. if (!dev_node) {
  546. icnss_pr_err("Failed to get smp2p node for soc-wake-ack\n");
  547. return;
  548. }
  549. icnss_pr_dbg("smp2p node->name=%s\n", dev_node->name);
  550. if (strcmp("qcom,smp2p_map_wlan_2_in", dev_node->name) == 0) {
  551. ret = irq = of_irq_get_byname(dev_node,
  552. "qcom,smp2p-soc-wake-ack");
  553. if (ret < 0) {
  554. icnss_pr_err("Unable to get soc wake ack irq %d\n",
  555. irq);
  556. return;
  557. }
  558. }
  559. ret = devm_request_threaded_irq(dev, irq, NULL,
  560. fw_soc_wake_ack_handler,
  561. IRQF_ONESHOT | IRQF_TRIGGER_RISING |
  562. IRQF_TRIGGER_FALLING,
  563. "wlanfw-soc-wake-ack", priv);
  564. if (ret < 0) {
  565. icnss_pr_err("Unable to register for SOC Wake ACK IRQ handler %d ret = %d",
  566. irq, ret);
  567. return;
  568. }
  569. icnss_pr_dbg("FW SOC Wake ACK handler registered irq = %d\n", irq);
  570. priv->fw_soc_wake_ack_irq = irq;
  571. }
  572. int icnss_call_driver_uevent(struct icnss_priv *priv,
  573. enum icnss_uevent uevent, void *data)
  574. {
  575. struct icnss_uevent_data uevent_data;
  576. if (!priv->ops || !priv->ops->uevent)
  577. return 0;
  578. icnss_pr_dbg("Calling driver uevent state: 0x%lx, uevent: %d\n",
  579. priv->state, uevent);
  580. uevent_data.uevent = uevent;
  581. uevent_data.data = data;
  582. return priv->ops->uevent(&priv->pdev->dev, &uevent_data);
  583. }
  584. static int icnss_setup_dms_mac(struct icnss_priv *priv)
  585. {
  586. int i;
  587. int ret = 0;
  588. ret = icnss_qmi_get_dms_mac(priv);
  589. if (ret == 0 && priv->dms.mac_valid)
  590. goto qmi_send;
  591. /* DTSI property use-nv-mac is used to force DMS MAC address for WLAN.
  592. * Thus assert on failure to get MAC from DMS even after retries
  593. */
  594. if (priv->use_nv_mac) {
  595. for (i = 0; i < ICNSS_DMS_QMI_CONNECTION_WAIT_RETRY; i++) {
  596. if (priv->dms.mac_valid)
  597. break;
  598. ret = icnss_qmi_get_dms_mac(priv);
  599. if (ret != -EAGAIN)
  600. break;
  601. msleep(ICNSS_DMS_QMI_CONNECTION_WAIT_MS);
  602. }
  603. if (!priv->dms.nv_mac_not_prov && !priv->dms.mac_valid) {
  604. icnss_pr_err("Unable to get MAC from DMS after retries\n");
  605. ICNSS_ASSERT(0);
  606. return -EINVAL;
  607. }
  608. }
  609. qmi_send:
  610. if (priv->dms.mac_valid)
  611. ret =
  612. icnss_wlfw_wlan_mac_req_send_sync(priv, priv->dms.mac,
  613. ARRAY_SIZE(priv->dms.mac));
  614. return ret;
  615. }
  616. static void icnss_get_smp2p_info(struct icnss_priv *priv,
  617. enum smp2p_out_entry smp2p_entry)
  618. {
  619. int retry = 0;
  620. int error;
  621. if (priv->smp2p_info[smp2p_entry].smem_state)
  622. return;
  623. retry:
  624. priv->smp2p_info[smp2p_entry].smem_state =
  625. qcom_smem_state_get(&priv->pdev->dev,
  626. icnss_smp2p_str[smp2p_entry],
  627. &priv->smp2p_info[smp2p_entry].smem_bit);
  628. if (IS_ERR(priv->smp2p_info[smp2p_entry].smem_state)) {
  629. if (retry++ < SMP2P_GET_MAX_RETRY) {
  630. error = PTR_ERR(priv->smp2p_info[smp2p_entry].smem_state);
  631. icnss_pr_err("Failed to get smem state, ret: %d Entry: %s",
  632. error, icnss_smp2p_str[smp2p_entry]);
  633. msleep(SMP2P_GET_RETRY_DELAY_MS);
  634. goto retry;
  635. }
  636. ICNSS_ASSERT(0);
  637. return;
  638. }
  639. icnss_pr_dbg("smem state, Entry: %s", icnss_smp2p_str[smp2p_entry]);
  640. }
  641. static inline
  642. void icnss_set_wlan_en_delay(struct icnss_priv *priv)
  643. {
  644. if (priv->wlan_en_delay_ms_user > WLAN_EN_DELAY) {
  645. priv->wlan_en_delay_ms = priv->wlan_en_delay_ms_user;
  646. } else {
  647. priv->wlan_en_delay_ms = WLAN_EN_DELAY;
  648. }
  649. }
  650. static enum wlfw_wlan_rf_subtype_v01 icnss_rf_subtype_value_to_type(u32 val)
  651. {
  652. switch (val) {
  653. case WLAN_RF_SLATE:
  654. return WLFW_WLAN_RF_SLATE_V01;
  655. case WLAN_RF_APACHE:
  656. return WLFW_WLAN_RF_APACHE_V01;
  657. default:
  658. return WLFW_WLAN_RF_SUBTYPE_MAX_VAL_V01;
  659. }
  660. }
  661. static int icnss_driver_event_server_arrive(struct icnss_priv *priv,
  662. void *data)
  663. {
  664. int ret = 0;
  665. int temp = 0;
  666. bool ignore_assert = false;
  667. enum wlfw_wlan_rf_subtype_v01 rf_subtype;
  668. if (!priv)
  669. return -ENODEV;
  670. set_bit(ICNSS_WLFW_EXISTS, &priv->state);
  671. clear_bit(ICNSS_FW_DOWN, &priv->state);
  672. clear_bit(ICNSS_FW_READY, &priv->state);
  673. icnss_ignore_fw_timeout(false);
  674. if (test_bit(ICNSS_WLFW_CONNECTED, &priv->state)) {
  675. icnss_pr_err("QMI Server already in Connected State\n");
  676. ICNSS_ASSERT(0);
  677. }
  678. ret = icnss_connect_to_fw_server(priv, data);
  679. if (ret)
  680. goto fail;
  681. set_bit(ICNSS_WLFW_CONNECTED, &priv->state);
  682. ret = wlfw_ind_register_send_sync_msg(priv);
  683. if (ret < 0) {
  684. if (ret == -EALREADY) {
  685. ret = 0;
  686. goto qmi_registered;
  687. }
  688. ignore_assert = true;
  689. goto fail;
  690. }
  691. if (priv->is_rf_subtype_valid) {
  692. rf_subtype = icnss_rf_subtype_value_to_type(priv->rf_subtype);
  693. if (rf_subtype != WLFW_WLAN_RF_SUBTYPE_MAX_VAL_V01) {
  694. ret = wlfw_wlan_hw_init_cfg_msg(priv, rf_subtype);
  695. if (ret < 0)
  696. icnss_pr_dbg("Sending rf_subtype failed ret %d\n",
  697. ret);
  698. } else {
  699. icnss_pr_dbg("Invalid rf subtype %d in DT\n",
  700. priv->rf_subtype);
  701. }
  702. }
  703. if (priv->device_id == WCN6750_DEVICE_ID) {
  704. if (!icnss_get_temperature(priv, &temp)) {
  705. icnss_pr_dbg("Temperature: %d\n", temp);
  706. if (temp < WLAN_EN_TEMP_THRESHOLD)
  707. icnss_set_wlan_en_delay(priv);
  708. }
  709. ret = wlfw_host_cap_send_sync(priv);
  710. if (ret < 0)
  711. goto fail;
  712. }
  713. if (priv->device_id == ADRASTEA_DEVICE_ID) {
  714. if (!priv->msa_va) {
  715. icnss_pr_err("Invalid MSA address\n");
  716. ret = -EINVAL;
  717. goto fail;
  718. }
  719. ret = wlfw_msa_mem_info_send_sync_msg(priv);
  720. if (ret < 0) {
  721. ignore_assert = true;
  722. goto fail;
  723. }
  724. ret = wlfw_msa_ready_send_sync_msg(priv);
  725. if (ret < 0) {
  726. ignore_assert = true;
  727. goto fail;
  728. }
  729. }
  730. ret = wlfw_cap_send_sync_msg(priv);
  731. if (ret < 0) {
  732. ignore_assert = true;
  733. goto fail;
  734. }
  735. ret = icnss_hw_power_on(priv);
  736. if (ret)
  737. goto fail;
  738. if (priv->device_id == WCN6750_DEVICE_ID) {
  739. ret = wlfw_device_info_send_msg(priv);
  740. if (ret < 0) {
  741. ignore_assert = true;
  742. goto device_info_failure;
  743. }
  744. priv->mem_base_va = devm_ioremap(&priv->pdev->dev,
  745. priv->mem_base_pa,
  746. priv->mem_base_size);
  747. if (!priv->mem_base_va) {
  748. icnss_pr_err("Ioremap failed for bar address\n");
  749. goto device_info_failure;
  750. }
  751. icnss_pr_dbg("Non-Secured Bar Address pa: %pa, va: 0x%pK\n",
  752. &priv->mem_base_pa,
  753. priv->mem_base_va);
  754. if (priv->mhi_state_info_pa)
  755. priv->mhi_state_info_va = devm_ioremap(&priv->pdev->dev,
  756. priv->mhi_state_info_pa,
  757. PAGE_SIZE);
  758. if (!priv->mhi_state_info_va)
  759. icnss_pr_err("Ioremap failed for MHI info address\n");
  760. icnss_pr_dbg("MHI state info Address pa: %pa, va: 0x%pK\n",
  761. &priv->mhi_state_info_pa,
  762. priv->mhi_state_info_va);
  763. }
  764. if (priv->bdf_download_support) {
  765. icnss_wlfw_bdf_dnld_send_sync(priv, ICNSS_BDF_REGDB);
  766. ret = icnss_wlfw_bdf_dnld_send_sync(priv,
  767. priv->ctrl_params.bdf_type);
  768. if (ret < 0)
  769. goto device_info_failure;
  770. }
  771. if (priv->device_id == WCN6750_DEVICE_ID) {
  772. if (!priv->fw_soc_wake_ack_irq)
  773. register_soc_wake_notif(&priv->pdev->dev);
  774. icnss_get_smp2p_info(priv, ICNSS_SMP2P_OUT_SOC_WAKE);
  775. icnss_get_smp2p_info(priv, ICNSS_SMP2P_OUT_EP_POWER_SAVE);
  776. }
  777. if (priv->wpss_supported)
  778. icnss_get_smp2p_info(priv, ICNSS_SMP2P_OUT_POWER_SAVE);
  779. if (priv->device_id == ADRASTEA_DEVICE_ID) {
  780. if (priv->bdf_download_support) {
  781. ret = wlfw_cal_report_req(priv);
  782. if (ret < 0)
  783. goto device_info_failure;
  784. }
  785. wlfw_dynamic_feature_mask_send_sync_msg(priv,
  786. dynamic_feature_mask);
  787. }
  788. if (!priv->fw_error_fatal_irq)
  789. register_fw_error_notifications(&priv->pdev->dev);
  790. if (!priv->fw_early_crash_irq)
  791. register_early_crash_notifications(&priv->pdev->dev);
  792. if (priv->psf_supported)
  793. queue_work(priv->soc_update_wq, &priv->soc_update_work);
  794. return ret;
  795. device_info_failure:
  796. icnss_hw_power_off(priv);
  797. fail:
  798. ICNSS_ASSERT(ignore_assert);
  799. qmi_registered:
  800. return ret;
  801. }
  802. static int icnss_driver_event_server_exit(struct icnss_priv *priv)
  803. {
  804. if (!priv)
  805. return -ENODEV;
  806. icnss_pr_info("WLAN FW Service Disconnected: 0x%lx\n", priv->state);
  807. icnss_clear_server(priv);
  808. if (priv->psf_supported)
  809. priv->last_updated_voltage = 0;
  810. return 0;
  811. }
  812. static int icnss_call_driver_probe(struct icnss_priv *priv)
  813. {
  814. int ret = 0;
  815. int probe_cnt = 0;
  816. if (!priv->ops || !priv->ops->probe)
  817. return 0;
  818. if (test_bit(ICNSS_DRIVER_PROBED, &priv->state))
  819. return -EINVAL;
  820. icnss_pr_dbg("Calling driver probe state: 0x%lx\n", priv->state);
  821. icnss_hw_power_on(priv);
  822. icnss_block_shutdown(true);
  823. while (probe_cnt < ICNSS_MAX_PROBE_CNT) {
  824. ret = priv->ops->probe(&priv->pdev->dev);
  825. probe_cnt++;
  826. if (ret != -EPROBE_DEFER)
  827. break;
  828. }
  829. if (ret < 0) {
  830. icnss_pr_err("Driver probe failed: %d, state: 0x%lx, probe_cnt: %d\n",
  831. ret, priv->state, probe_cnt);
  832. icnss_block_shutdown(false);
  833. goto out;
  834. }
  835. icnss_block_shutdown(false);
  836. set_bit(ICNSS_DRIVER_PROBED, &priv->state);
  837. return 0;
  838. out:
  839. icnss_hw_power_off(priv);
  840. return ret;
  841. }
  842. static int icnss_call_driver_shutdown(struct icnss_priv *priv)
  843. {
  844. if (!test_bit(ICNSS_DRIVER_PROBED, &priv->state))
  845. goto out;
  846. if (!priv->ops || !priv->ops->shutdown)
  847. goto out;
  848. if (test_bit(ICNSS_SHUTDOWN_DONE, &priv->state))
  849. goto out;
  850. icnss_pr_dbg("Calling driver shutdown state: 0x%lx\n", priv->state);
  851. priv->ops->shutdown(&priv->pdev->dev);
  852. set_bit(ICNSS_SHUTDOWN_DONE, &priv->state);
  853. out:
  854. return 0;
  855. }
  856. static int icnss_pd_restart_complete(struct icnss_priv *priv)
  857. {
  858. int ret = 0;
  859. icnss_pm_relax(priv);
  860. icnss_call_driver_shutdown(priv);
  861. clear_bit(ICNSS_PDR, &priv->state);
  862. clear_bit(ICNSS_REJUVENATE, &priv->state);
  863. clear_bit(ICNSS_PD_RESTART, &priv->state);
  864. priv->early_crash_ind = false;
  865. priv->is_ssr = false;
  866. if (!priv->ops || !priv->ops->reinit)
  867. goto out;
  868. if (test_bit(ICNSS_FW_DOWN, &priv->state)) {
  869. icnss_pr_err("FW is in bad state, state: 0x%lx\n",
  870. priv->state);
  871. goto out;
  872. }
  873. if (!test_bit(ICNSS_DRIVER_PROBED, &priv->state))
  874. goto call_probe;
  875. icnss_pr_dbg("Calling driver reinit state: 0x%lx\n", priv->state);
  876. icnss_hw_power_on(priv);
  877. icnss_block_shutdown(true);
  878. ret = priv->ops->reinit(&priv->pdev->dev);
  879. if (ret < 0) {
  880. icnss_fatal_err("Driver reinit failed: %d, state: 0x%lx\n",
  881. ret, priv->state);
  882. if (!priv->allow_recursive_recovery)
  883. ICNSS_ASSERT(false);
  884. icnss_block_shutdown(false);
  885. goto out_power_off;
  886. }
  887. icnss_block_shutdown(false);
  888. clear_bit(ICNSS_SHUTDOWN_DONE, &priv->state);
  889. return 0;
  890. call_probe:
  891. return icnss_call_driver_probe(priv);
  892. out_power_off:
  893. icnss_hw_power_off(priv);
  894. out:
  895. return ret;
  896. }
  897. static int icnss_driver_event_fw_ready_ind(struct icnss_priv *priv, void *data)
  898. {
  899. int ret = 0;
  900. if (!priv)
  901. return -ENODEV;
  902. set_bit(ICNSS_FW_READY, &priv->state);
  903. clear_bit(ICNSS_MODE_ON, &priv->state);
  904. atomic_set(&priv->soc_wake_ref_count, 0);
  905. if (priv->device_id == WCN6750_DEVICE_ID)
  906. icnss_free_qdss_mem(priv);
  907. icnss_pr_info("WLAN FW is ready: 0x%lx\n", priv->state);
  908. icnss_hw_power_off(priv);
  909. if (!priv->pdev) {
  910. icnss_pr_err("Device is not ready\n");
  911. ret = -ENODEV;
  912. goto out;
  913. }
  914. if (test_bit(ICNSS_PD_RESTART, &priv->state)) {
  915. ret = icnss_pd_restart_complete(priv);
  916. } else {
  917. if (priv->wpss_supported)
  918. icnss_setup_dms_mac(priv);
  919. ret = icnss_call_driver_probe(priv);
  920. }
  921. icnss_vreg_unvote(priv);
  922. out:
  923. return ret;
  924. }
  925. static int icnss_driver_event_fw_init_done(struct icnss_priv *priv, void *data)
  926. {
  927. int ret = 0;
  928. if (!priv)
  929. return -ENODEV;
  930. icnss_pr_info("WLAN FW Initialization done: 0x%lx\n", priv->state);
  931. if (icnss_wlfw_qdss_dnld_send_sync(priv))
  932. icnss_pr_info("Failed to download qdss configuration file");
  933. if (test_bit(ICNSS_COLD_BOOT_CAL, &priv->state))
  934. ret = wlfw_wlan_mode_send_sync_msg(priv,
  935. (enum wlfw_driver_mode_enum_v01)ICNSS_CALIBRATION);
  936. else
  937. icnss_driver_event_fw_ready_ind(priv, NULL);
  938. return ret;
  939. }
  940. int icnss_alloc_qdss_mem(struct icnss_priv *priv)
  941. {
  942. struct platform_device *pdev = priv->pdev;
  943. struct icnss_fw_mem *qdss_mem = priv->qdss_mem;
  944. int i, j;
  945. for (i = 0; i < priv->qdss_mem_seg_len; i++) {
  946. if (!qdss_mem[i].va && qdss_mem[i].size) {
  947. qdss_mem[i].va =
  948. dma_alloc_coherent(&pdev->dev,
  949. qdss_mem[i].size,
  950. &qdss_mem[i].pa,
  951. GFP_KERNEL);
  952. if (!qdss_mem[i].va) {
  953. icnss_pr_err("Failed to allocate QDSS memory for FW, size: 0x%zx, type: %u, chuck-ID: %d\n",
  954. qdss_mem[i].size,
  955. qdss_mem[i].type, i);
  956. break;
  957. }
  958. }
  959. }
  960. /* Best-effort allocation for QDSS trace */
  961. if (i < priv->qdss_mem_seg_len) {
  962. for (j = i; j < priv->qdss_mem_seg_len; j++) {
  963. qdss_mem[j].type = 0;
  964. qdss_mem[j].size = 0;
  965. }
  966. priv->qdss_mem_seg_len = i;
  967. }
  968. return 0;
  969. }
  970. void icnss_free_qdss_mem(struct icnss_priv *priv)
  971. {
  972. struct platform_device *pdev = priv->pdev;
  973. struct icnss_fw_mem *qdss_mem = priv->qdss_mem;
  974. int i;
  975. for (i = 0; i < priv->qdss_mem_seg_len; i++) {
  976. if (qdss_mem[i].va && qdss_mem[i].size) {
  977. icnss_pr_dbg("Freeing memory for QDSS: pa: %pa, size: 0x%zx, type: %u\n",
  978. &qdss_mem[i].pa, qdss_mem[i].size,
  979. qdss_mem[i].type);
  980. dma_free_coherent(&pdev->dev,
  981. qdss_mem[i].size, qdss_mem[i].va,
  982. qdss_mem[i].pa);
  983. qdss_mem[i].va = NULL;
  984. qdss_mem[i].pa = 0;
  985. qdss_mem[i].size = 0;
  986. qdss_mem[i].type = 0;
  987. }
  988. }
  989. priv->qdss_mem_seg_len = 0;
  990. }
  991. static int icnss_qdss_trace_req_mem_hdlr(struct icnss_priv *priv)
  992. {
  993. int ret = 0;
  994. ret = icnss_alloc_qdss_mem(priv);
  995. if (ret < 0)
  996. return ret;
  997. return wlfw_qdss_trace_mem_info_send_sync(priv);
  998. }
  999. static void *icnss_qdss_trace_pa_to_va(struct icnss_priv *priv,
  1000. u64 pa, u32 size, int *seg_id)
  1001. {
  1002. int i = 0;
  1003. struct icnss_fw_mem *qdss_mem = priv->qdss_mem;
  1004. u64 offset = 0;
  1005. void *va = NULL;
  1006. u64 local_pa;
  1007. u32 local_size;
  1008. for (i = 0; i < priv->qdss_mem_seg_len; i++) {
  1009. local_pa = (u64)qdss_mem[i].pa;
  1010. local_size = (u32)qdss_mem[i].size;
  1011. if (pa == local_pa && size <= local_size) {
  1012. va = qdss_mem[i].va;
  1013. break;
  1014. }
  1015. if (pa > local_pa &&
  1016. pa < local_pa + local_size &&
  1017. pa + size <= local_pa + local_size) {
  1018. offset = pa - local_pa;
  1019. va = qdss_mem[i].va + offset;
  1020. break;
  1021. }
  1022. }
  1023. *seg_id = i;
  1024. return va;
  1025. }
  1026. static int icnss_qdss_trace_save_hdlr(struct icnss_priv *priv,
  1027. void *data)
  1028. {
  1029. struct icnss_qmi_event_qdss_trace_save_data *event_data = data;
  1030. struct icnss_fw_mem *qdss_mem = priv->qdss_mem;
  1031. int ret = 0;
  1032. int i;
  1033. void *va = NULL;
  1034. u64 pa;
  1035. u32 size;
  1036. int seg_id = 0;
  1037. if (!priv->qdss_mem_seg_len) {
  1038. icnss_pr_err("Memory for QDSS trace is not available\n");
  1039. return -ENOMEM;
  1040. }
  1041. if (event_data->mem_seg_len == 0) {
  1042. for (i = 0; i < priv->qdss_mem_seg_len; i++) {
  1043. ret = icnss_genl_send_msg(qdss_mem[i].va,
  1044. ICNSS_GENL_MSG_TYPE_QDSS,
  1045. event_data->file_name,
  1046. qdss_mem[i].size);
  1047. if (ret < 0) {
  1048. icnss_pr_err("Fail to save QDSS data: %d\n",
  1049. ret);
  1050. break;
  1051. }
  1052. }
  1053. } else {
  1054. for (i = 0; i < event_data->mem_seg_len; i++) {
  1055. pa = event_data->mem_seg[i].addr;
  1056. size = event_data->mem_seg[i].size;
  1057. va = icnss_qdss_trace_pa_to_va(priv, pa,
  1058. size, &seg_id);
  1059. if (!va) {
  1060. icnss_pr_err("Fail to find matching va for pa %pa\n",
  1061. &pa);
  1062. ret = -EINVAL;
  1063. break;
  1064. }
  1065. ret = icnss_genl_send_msg(va, ICNSS_GENL_MSG_TYPE_QDSS,
  1066. event_data->file_name, size);
  1067. if (ret < 0) {
  1068. icnss_pr_err("Fail to save QDSS data: %d\n",
  1069. ret);
  1070. break;
  1071. }
  1072. }
  1073. }
  1074. kfree(data);
  1075. return ret;
  1076. }
  1077. static inline int icnss_atomic_dec_if_greater_one(atomic_t *v)
  1078. {
  1079. int dec, c = atomic_read(v);
  1080. do {
  1081. dec = c - 1;
  1082. if (unlikely(dec < 1))
  1083. break;
  1084. } while (!atomic_try_cmpxchg(v, &c, dec));
  1085. return dec;
  1086. }
  1087. static int icnss_qdss_trace_req_data_hdlr(struct icnss_priv *priv,
  1088. void *data)
  1089. {
  1090. int ret = 0;
  1091. struct icnss_qmi_event_qdss_trace_save_data *event_data = data;
  1092. if (!priv)
  1093. return -ENODEV;
  1094. if (!data)
  1095. return -EINVAL;
  1096. ret = icnss_wlfw_qdss_data_send_sync(priv, event_data->file_name,
  1097. event_data->total_size);
  1098. kfree(data);
  1099. return ret;
  1100. }
  1101. static int icnss_event_soc_wake_request(struct icnss_priv *priv, void *data)
  1102. {
  1103. int ret = 0;
  1104. if (!priv)
  1105. return -ENODEV;
  1106. if (atomic_inc_not_zero(&priv->soc_wake_ref_count)) {
  1107. icnss_pr_soc_wake("SOC awake after posting work, Ref count: %d",
  1108. atomic_read(&priv->soc_wake_ref_count));
  1109. return 0;
  1110. }
  1111. ret = icnss_send_smp2p(priv, ICNSS_SOC_WAKE_REQ,
  1112. ICNSS_SMP2P_OUT_SOC_WAKE);
  1113. if (!ret)
  1114. atomic_inc(&priv->soc_wake_ref_count);
  1115. return ret;
  1116. }
  1117. static int icnss_event_soc_wake_release(struct icnss_priv *priv, void *data)
  1118. {
  1119. int ret = 0;
  1120. if (!priv)
  1121. return -ENODEV;
  1122. if (atomic_dec_if_positive(&priv->soc_wake_ref_count)) {
  1123. icnss_pr_soc_wake("Wake release not called. Ref count: %d",
  1124. priv->soc_wake_ref_count);
  1125. return 0;
  1126. }
  1127. ret = icnss_send_smp2p(priv, ICNSS_SOC_WAKE_REL,
  1128. ICNSS_SMP2P_OUT_SOC_WAKE);
  1129. return ret;
  1130. }
  1131. static int icnss_driver_event_register_driver(struct icnss_priv *priv,
  1132. void *data)
  1133. {
  1134. int ret = 0;
  1135. int probe_cnt = 0;
  1136. if (priv->ops)
  1137. return -EEXIST;
  1138. priv->ops = data;
  1139. if (test_bit(SKIP_QMI, &priv->ctrl_params.quirks))
  1140. set_bit(ICNSS_FW_READY, &priv->state);
  1141. if (test_bit(ICNSS_FW_DOWN, &priv->state)) {
  1142. icnss_pr_err("FW is in bad state, state: 0x%lx\n",
  1143. priv->state);
  1144. return -ENODEV;
  1145. }
  1146. if (!test_bit(ICNSS_FW_READY, &priv->state)) {
  1147. icnss_pr_dbg("FW is not ready yet, state: 0x%lx\n",
  1148. priv->state);
  1149. goto out;
  1150. }
  1151. ret = icnss_hw_power_on(priv);
  1152. if (ret)
  1153. goto out;
  1154. icnss_block_shutdown(true);
  1155. while (probe_cnt < ICNSS_MAX_PROBE_CNT) {
  1156. ret = priv->ops->probe(&priv->pdev->dev);
  1157. probe_cnt++;
  1158. if (ret != -EPROBE_DEFER)
  1159. break;
  1160. }
  1161. if (ret) {
  1162. icnss_pr_err("Driver probe failed: %d, state: 0x%lx, probe_cnt: %d\n",
  1163. ret, priv->state, probe_cnt);
  1164. icnss_block_shutdown(false);
  1165. goto power_off;
  1166. }
  1167. icnss_block_shutdown(false);
  1168. set_bit(ICNSS_DRIVER_PROBED, &priv->state);
  1169. return 0;
  1170. power_off:
  1171. icnss_hw_power_off(priv);
  1172. out:
  1173. return ret;
  1174. }
  1175. static int icnss_driver_event_unregister_driver(struct icnss_priv *priv,
  1176. void *data)
  1177. {
  1178. if (!test_bit(ICNSS_DRIVER_PROBED, &priv->state)) {
  1179. priv->ops = NULL;
  1180. goto out;
  1181. }
  1182. set_bit(ICNSS_DRIVER_UNLOADING, &priv->state);
  1183. icnss_block_shutdown(true);
  1184. if (priv->ops)
  1185. priv->ops->remove(&priv->pdev->dev);
  1186. icnss_block_shutdown(false);
  1187. clear_bit(ICNSS_DRIVER_UNLOADING, &priv->state);
  1188. clear_bit(ICNSS_DRIVER_PROBED, &priv->state);
  1189. priv->ops = NULL;
  1190. icnss_hw_power_off(priv);
  1191. out:
  1192. return 0;
  1193. }
  1194. static int icnss_fw_crashed(struct icnss_priv *priv,
  1195. struct icnss_event_pd_service_down_data *event_data)
  1196. {
  1197. icnss_pr_dbg("FW crashed, state: 0x%lx\n", priv->state);
  1198. set_bit(ICNSS_PD_RESTART, &priv->state);
  1199. clear_bit(ICNSS_FW_READY, &priv->state);
  1200. icnss_pm_stay_awake(priv);
  1201. if (test_bit(ICNSS_DRIVER_PROBED, &priv->state))
  1202. icnss_call_driver_uevent(priv, ICNSS_UEVENT_FW_CRASHED, NULL);
  1203. if (event_data && event_data->fw_rejuvenate)
  1204. wlfw_rejuvenate_ack_send_sync_msg(priv);
  1205. return 0;
  1206. }
  1207. int icnss_update_hang_event_data(struct icnss_priv *priv,
  1208. struct icnss_uevent_hang_data *hang_data)
  1209. {
  1210. if (!priv->hang_event_data_va)
  1211. return -EINVAL;
  1212. priv->hang_event_data = kmemdup(priv->hang_event_data_va,
  1213. priv->hang_event_data_len,
  1214. GFP_ATOMIC);
  1215. if (!priv->hang_event_data)
  1216. return -ENOMEM;
  1217. // Update the hang event params
  1218. hang_data->hang_event_data = priv->hang_event_data;
  1219. hang_data->hang_event_data_len = priv->hang_event_data_len;
  1220. return 0;
  1221. }
  1222. int icnss_send_hang_event_data(struct icnss_priv *priv)
  1223. {
  1224. struct icnss_uevent_hang_data hang_data = {0};
  1225. int ret = 0xFF;
  1226. if (priv->early_crash_ind) {
  1227. ret = icnss_update_hang_event_data(priv, &hang_data);
  1228. if (ret)
  1229. icnss_pr_err("Unable to allocate memory for Hang event data\n");
  1230. }
  1231. icnss_call_driver_uevent(priv, ICNSS_UEVENT_HANG_DATA,
  1232. &hang_data);
  1233. if (!ret) {
  1234. kfree(priv->hang_event_data);
  1235. priv->hang_event_data = NULL;
  1236. }
  1237. return 0;
  1238. }
  1239. static int icnss_driver_event_pd_service_down(struct icnss_priv *priv,
  1240. void *data)
  1241. {
  1242. struct icnss_event_pd_service_down_data *event_data = data;
  1243. if (!test_bit(ICNSS_WLFW_EXISTS, &priv->state)) {
  1244. icnss_ignore_fw_timeout(false);
  1245. goto out;
  1246. }
  1247. if (priv->force_err_fatal)
  1248. ICNSS_ASSERT(0);
  1249. if (priv->device_id == WCN6750_DEVICE_ID) {
  1250. icnss_send_smp2p(priv, ICNSS_RESET_MSG,
  1251. ICNSS_SMP2P_OUT_SOC_WAKE);
  1252. icnss_send_smp2p(priv, ICNSS_RESET_MSG,
  1253. ICNSS_SMP2P_OUT_EP_POWER_SAVE);
  1254. }
  1255. if (priv->wpss_supported)
  1256. icnss_send_smp2p(priv, ICNSS_RESET_MSG,
  1257. ICNSS_SMP2P_OUT_POWER_SAVE);
  1258. icnss_send_hang_event_data(priv);
  1259. if (priv->early_crash_ind) {
  1260. icnss_pr_dbg("PD Down ignored as early indication is processed: %d, state: 0x%lx\n",
  1261. event_data->crashed, priv->state);
  1262. goto out;
  1263. }
  1264. if (test_bit(ICNSS_PD_RESTART, &priv->state) && event_data->crashed) {
  1265. icnss_fatal_err("PD Down while recovery inprogress, crashed: %d, state: 0x%lx\n",
  1266. event_data->crashed, priv->state);
  1267. if (!priv->allow_recursive_recovery)
  1268. ICNSS_ASSERT(0);
  1269. goto out;
  1270. }
  1271. if (!test_bit(ICNSS_PD_RESTART, &priv->state))
  1272. icnss_fw_crashed(priv, event_data);
  1273. out:
  1274. kfree(data);
  1275. return 0;
  1276. }
  1277. static int icnss_driver_event_early_crash_ind(struct icnss_priv *priv,
  1278. void *data)
  1279. {
  1280. if (!test_bit(ICNSS_WLFW_EXISTS, &priv->state)) {
  1281. icnss_ignore_fw_timeout(false);
  1282. goto out;
  1283. }
  1284. priv->early_crash_ind = true;
  1285. icnss_fw_crashed(priv, NULL);
  1286. out:
  1287. kfree(data);
  1288. return 0;
  1289. }
  1290. static int icnss_driver_event_idle_shutdown(struct icnss_priv *priv,
  1291. void *data)
  1292. {
  1293. int ret = 0;
  1294. if (!priv->ops || !priv->ops->idle_shutdown)
  1295. return 0;
  1296. if (priv->is_ssr || test_bit(ICNSS_PDR, &priv->state) ||
  1297. test_bit(ICNSS_REJUVENATE, &priv->state)) {
  1298. icnss_pr_err("SSR/PDR is already in-progress during idle shutdown callback\n");
  1299. ret = -EBUSY;
  1300. } else {
  1301. icnss_pr_dbg("Calling driver idle shutdown, state: 0x%lx\n",
  1302. priv->state);
  1303. icnss_block_shutdown(true);
  1304. ret = priv->ops->idle_shutdown(&priv->pdev->dev);
  1305. icnss_block_shutdown(false);
  1306. }
  1307. return ret;
  1308. }
  1309. static int icnss_driver_event_idle_restart(struct icnss_priv *priv,
  1310. void *data)
  1311. {
  1312. int ret = 0;
  1313. if (!priv->ops || !priv->ops->idle_restart)
  1314. return 0;
  1315. if (priv->is_ssr || test_bit(ICNSS_PDR, &priv->state) ||
  1316. test_bit(ICNSS_REJUVENATE, &priv->state)) {
  1317. icnss_pr_err("SSR/PDR is already in-progress during idle restart callback\n");
  1318. ret = -EBUSY;
  1319. } else {
  1320. icnss_pr_dbg("Calling driver idle restart, state: 0x%lx\n",
  1321. priv->state);
  1322. icnss_block_shutdown(true);
  1323. ret = priv->ops->idle_restart(&priv->pdev->dev);
  1324. icnss_block_shutdown(false);
  1325. }
  1326. return ret;
  1327. }
  1328. static int icnss_qdss_trace_free_hdlr(struct icnss_priv *priv)
  1329. {
  1330. icnss_free_qdss_mem(priv);
  1331. return 0;
  1332. }
  1333. static int icnss_m3_dump_upload_req_hdlr(struct icnss_priv *priv,
  1334. void *data)
  1335. {
  1336. struct icnss_m3_upload_segments_req_data *event_data = data;
  1337. struct qcom_dump_segment segment;
  1338. int i, status = 0, ret = 0;
  1339. struct list_head head;
  1340. if (!dump_enabled()) {
  1341. icnss_pr_info("Dump collection is not enabled\n");
  1342. return ret;
  1343. }
  1344. if (IS_ERR_OR_NULL(priv->m3_dump_phyareg) ||
  1345. IS_ERR_OR_NULL(priv->m3_dump_phydbg) ||
  1346. IS_ERR_OR_NULL(priv->m3_dump_wmac0reg) ||
  1347. IS_ERR_OR_NULL(priv->m3_dump_wcssdbg) ||
  1348. IS_ERR_OR_NULL(priv->m3_dump_phyapdmem))
  1349. return ret;
  1350. INIT_LIST_HEAD(&head);
  1351. for (i = 0; i < event_data->no_of_valid_segments; i++) {
  1352. memset(&segment, 0, sizeof(segment));
  1353. segment.va = devm_ioremap(&priv->pdev->dev,
  1354. event_data->m3_segment[i].addr,
  1355. event_data->m3_segment[i].size);
  1356. if (!segment.va) {
  1357. icnss_pr_err("Failed to ioremap M3 Dump region");
  1358. ret = -ENOMEM;
  1359. goto send_resp;
  1360. }
  1361. segment.size = event_data->m3_segment[i].size;
  1362. list_add(&segment.node, &head);
  1363. icnss_pr_dbg("Started Dump colletcion for %s segment",
  1364. event_data->m3_segment[i].name);
  1365. switch (event_data->m3_segment[i].type) {
  1366. case QMI_M3_SEGMENT_PHYAREG_V01:
  1367. ret = qcom_dump(&head, priv->m3_dump_phyareg->dev);
  1368. break;
  1369. case QMI_M3_SEGMENT_PHYDBG_V01:
  1370. ret = qcom_dump(&head, priv->m3_dump_phydbg->dev);
  1371. break;
  1372. case QMI_M3_SEGMENT_WMAC0_REG_V01:
  1373. ret = qcom_dump(&head, priv->m3_dump_wmac0reg->dev);
  1374. break;
  1375. case QMI_M3_SEGMENT_WCSSDBG_V01:
  1376. ret = qcom_dump(&head, priv->m3_dump_wcssdbg->dev);
  1377. break;
  1378. case QMI_M3_SEGMENT_PHYAPDMEM_V01:
  1379. ret = qcom_dump(&head, priv->m3_dump_phyapdmem->dev);
  1380. break;
  1381. default:
  1382. icnss_pr_err("Invalid Segment type: %d",
  1383. event_data->m3_segment[i].type);
  1384. }
  1385. if (ret) {
  1386. status = ret;
  1387. icnss_pr_err("Failed to dump m3 %s segment, err = %d\n",
  1388. event_data->m3_segment[i].name, ret);
  1389. }
  1390. list_del(&segment.node);
  1391. }
  1392. send_resp:
  1393. icnss_wlfw_m3_dump_upload_done_send_sync(priv, event_data->pdev_id,
  1394. status);
  1395. return ret;
  1396. }
  1397. static int icnss_subsys_restart_level(struct icnss_priv *priv, void *data)
  1398. {
  1399. int ret = 0;
  1400. struct icnss_subsys_restart_level_data *event_data = data;
  1401. if (!priv)
  1402. return -ENODEV;
  1403. if (!data)
  1404. return -EINVAL;
  1405. ret = wlfw_subsys_restart_level_msg(priv, event_data->restart_level);
  1406. kfree(data);
  1407. return ret;
  1408. }
  1409. static void icnss_driver_event_work(struct work_struct *work)
  1410. {
  1411. struct icnss_priv *priv =
  1412. container_of(work, struct icnss_priv, event_work);
  1413. struct icnss_driver_event *event;
  1414. unsigned long flags;
  1415. int ret;
  1416. icnss_pm_stay_awake(priv);
  1417. spin_lock_irqsave(&priv->event_lock, flags);
  1418. while (!list_empty(&priv->event_list)) {
  1419. event = list_first_entry(&priv->event_list,
  1420. struct icnss_driver_event, list);
  1421. list_del(&event->list);
  1422. spin_unlock_irqrestore(&priv->event_lock, flags);
  1423. icnss_pr_dbg("Processing event: %s%s(%d), state: 0x%lx\n",
  1424. icnss_driver_event_to_str(event->type),
  1425. event->sync ? "-sync" : "", event->type,
  1426. priv->state);
  1427. switch (event->type) {
  1428. case ICNSS_DRIVER_EVENT_SERVER_ARRIVE:
  1429. ret = icnss_driver_event_server_arrive(priv,
  1430. event->data);
  1431. break;
  1432. case ICNSS_DRIVER_EVENT_SERVER_EXIT:
  1433. ret = icnss_driver_event_server_exit(priv);
  1434. break;
  1435. case ICNSS_DRIVER_EVENT_FW_READY_IND:
  1436. ret = icnss_driver_event_fw_ready_ind(priv,
  1437. event->data);
  1438. break;
  1439. case ICNSS_DRIVER_EVENT_REGISTER_DRIVER:
  1440. ret = icnss_driver_event_register_driver(priv,
  1441. event->data);
  1442. break;
  1443. case ICNSS_DRIVER_EVENT_UNREGISTER_DRIVER:
  1444. ret = icnss_driver_event_unregister_driver(priv,
  1445. event->data);
  1446. break;
  1447. case ICNSS_DRIVER_EVENT_PD_SERVICE_DOWN:
  1448. ret = icnss_driver_event_pd_service_down(priv,
  1449. event->data);
  1450. break;
  1451. case ICNSS_DRIVER_EVENT_FW_EARLY_CRASH_IND:
  1452. ret = icnss_driver_event_early_crash_ind(priv,
  1453. event->data);
  1454. break;
  1455. case ICNSS_DRIVER_EVENT_IDLE_SHUTDOWN:
  1456. ret = icnss_driver_event_idle_shutdown(priv,
  1457. event->data);
  1458. break;
  1459. case ICNSS_DRIVER_EVENT_IDLE_RESTART:
  1460. ret = icnss_driver_event_idle_restart(priv,
  1461. event->data);
  1462. break;
  1463. case ICNSS_DRIVER_EVENT_FW_INIT_DONE_IND:
  1464. ret = icnss_driver_event_fw_init_done(priv,
  1465. event->data);
  1466. break;
  1467. case ICNSS_DRIVER_EVENT_QDSS_TRACE_REQ_MEM:
  1468. ret = icnss_qdss_trace_req_mem_hdlr(priv);
  1469. break;
  1470. case ICNSS_DRIVER_EVENT_QDSS_TRACE_SAVE:
  1471. ret = icnss_qdss_trace_save_hdlr(priv,
  1472. event->data);
  1473. break;
  1474. case ICNSS_DRIVER_EVENT_QDSS_TRACE_FREE:
  1475. ret = icnss_qdss_trace_free_hdlr(priv);
  1476. break;
  1477. case ICNSS_DRIVER_EVENT_M3_DUMP_UPLOAD_REQ:
  1478. ret = icnss_m3_dump_upload_req_hdlr(priv, event->data);
  1479. break;
  1480. case ICNSS_DRIVER_EVENT_QDSS_TRACE_REQ_DATA:
  1481. ret = icnss_qdss_trace_req_data_hdlr(priv,
  1482. event->data);
  1483. break;
  1484. case ICNSS_DRIVER_EVENT_SUBSYS_RESTART_LEVEL:
  1485. ret = icnss_subsys_restart_level(priv, event->data);
  1486. break;
  1487. default:
  1488. icnss_pr_err("Invalid Event type: %d", event->type);
  1489. kfree(event);
  1490. continue;
  1491. }
  1492. priv->stats.events[event->type].processed++;
  1493. icnss_pr_dbg("Event Processed: %s%s(%d), ret: %d, state: 0x%lx\n",
  1494. icnss_driver_event_to_str(event->type),
  1495. event->sync ? "-sync" : "", event->type, ret,
  1496. priv->state);
  1497. spin_lock_irqsave(&priv->event_lock, flags);
  1498. if (event->sync) {
  1499. event->ret = ret;
  1500. complete(&event->complete);
  1501. continue;
  1502. }
  1503. spin_unlock_irqrestore(&priv->event_lock, flags);
  1504. kfree(event);
  1505. spin_lock_irqsave(&priv->event_lock, flags);
  1506. }
  1507. spin_unlock_irqrestore(&priv->event_lock, flags);
  1508. icnss_pm_relax(priv);
  1509. }
  1510. static void icnss_soc_wake_msg_work(struct work_struct *work)
  1511. {
  1512. struct icnss_priv *priv =
  1513. container_of(work, struct icnss_priv, soc_wake_msg_work);
  1514. struct icnss_soc_wake_event *event;
  1515. unsigned long flags;
  1516. int ret;
  1517. icnss_pm_stay_awake(priv);
  1518. spin_lock_irqsave(&priv->soc_wake_msg_lock, flags);
  1519. while (!list_empty(&priv->soc_wake_msg_list)) {
  1520. event = list_first_entry(&priv->soc_wake_msg_list,
  1521. struct icnss_soc_wake_event, list);
  1522. list_del(&event->list);
  1523. spin_unlock_irqrestore(&priv->soc_wake_msg_lock, flags);
  1524. icnss_pr_soc_wake("Processing event: %s%s(%d), state: 0x%lx\n",
  1525. icnss_soc_wake_event_to_str(event->type),
  1526. event->sync ? "-sync" : "", event->type,
  1527. priv->state);
  1528. switch (event->type) {
  1529. case ICNSS_SOC_WAKE_REQUEST_EVENT:
  1530. ret = icnss_event_soc_wake_request(priv,
  1531. event->data);
  1532. break;
  1533. case ICNSS_SOC_WAKE_RELEASE_EVENT:
  1534. ret = icnss_event_soc_wake_release(priv,
  1535. event->data);
  1536. break;
  1537. default:
  1538. icnss_pr_err("Invalid Event type: %d", event->type);
  1539. kfree(event);
  1540. continue;
  1541. }
  1542. priv->stats.soc_wake_events[event->type].processed++;
  1543. icnss_pr_soc_wake("Event Processed: %s%s(%d), ret: %d, state: 0x%lx\n",
  1544. icnss_soc_wake_event_to_str(event->type),
  1545. event->sync ? "-sync" : "", event->type, ret,
  1546. priv->state);
  1547. spin_lock_irqsave(&priv->soc_wake_msg_lock, flags);
  1548. if (event->sync) {
  1549. event->ret = ret;
  1550. complete(&event->complete);
  1551. continue;
  1552. }
  1553. spin_unlock_irqrestore(&priv->soc_wake_msg_lock, flags);
  1554. kfree(event);
  1555. spin_lock_irqsave(&priv->soc_wake_msg_lock, flags);
  1556. }
  1557. spin_unlock_irqrestore(&priv->soc_wake_msg_lock, flags);
  1558. icnss_pm_relax(priv);
  1559. }
  1560. static int icnss_msa0_ramdump(struct icnss_priv *priv)
  1561. {
  1562. int ret = 0;
  1563. struct qcom_dump_segment segment;
  1564. struct icnss_ramdump_info *msa0_dump_dev = priv->msa0_dump_dev;
  1565. struct list_head head;
  1566. if (!dump_enabled()) {
  1567. icnss_pr_info("Dump collection is not enabled\n");
  1568. return ret;
  1569. }
  1570. if (IS_ERR_OR_NULL(msa0_dump_dev))
  1571. return ret;
  1572. INIT_LIST_HEAD(&head);
  1573. memset(&segment, 0, sizeof(segment));
  1574. segment.va = priv->msa_va;
  1575. segment.size = priv->msa_mem_size;
  1576. list_add(&segment.node, &head);
  1577. if (!msa0_dump_dev->dev) {
  1578. icnss_pr_err("Created Dump Device not found\n");
  1579. return 0;
  1580. }
  1581. ret = qcom_dump(&head, msa0_dump_dev->dev);
  1582. if (ret) {
  1583. icnss_pr_err("Failed to dump msa0, err = %d\n", ret);
  1584. return ret;
  1585. }
  1586. list_del(&segment.node);
  1587. return ret;
  1588. }
  1589. static void icnss_update_state_send_modem_shutdown(struct icnss_priv *priv,
  1590. void *data)
  1591. {
  1592. struct qcom_ssr_notify_data *notif = data;
  1593. int ret = 0;
  1594. if (!notif->crashed) {
  1595. if (atomic_read(&priv->is_shutdown)) {
  1596. atomic_set(&priv->is_shutdown, false);
  1597. if (!test_bit(ICNSS_PD_RESTART, &priv->state) &&
  1598. !test_bit(ICNSS_SHUTDOWN_DONE, &priv->state) &&
  1599. !test_bit(ICNSS_BLOCK_SHUTDOWN, &priv->state)) {
  1600. clear_bit(ICNSS_FW_READY, &priv->state);
  1601. icnss_driver_event_post(priv,
  1602. ICNSS_DRIVER_EVENT_UNREGISTER_DRIVER,
  1603. ICNSS_EVENT_SYNC_UNINTERRUPTIBLE,
  1604. NULL);
  1605. }
  1606. }
  1607. if (test_bit(ICNSS_BLOCK_SHUTDOWN, &priv->state)) {
  1608. if (!wait_for_completion_timeout(
  1609. &priv->unblock_shutdown,
  1610. msecs_to_jiffies(PROBE_TIMEOUT)))
  1611. icnss_pr_err("modem block shutdown timeout\n");
  1612. }
  1613. ret = wlfw_send_modem_shutdown_msg(priv);
  1614. if (ret < 0)
  1615. icnss_pr_err("Fail to send modem shutdown Indication %d\n",
  1616. ret);
  1617. }
  1618. }
  1619. static char *icnss_qcom_ssr_notify_state_to_str(enum qcom_ssr_notify_type code)
  1620. {
  1621. switch (code) {
  1622. case QCOM_SSR_BEFORE_POWERUP:
  1623. return "BEFORE_POWERUP";
  1624. case QCOM_SSR_AFTER_POWERUP:
  1625. return "AFTER_POWERUP";
  1626. case QCOM_SSR_BEFORE_SHUTDOWN:
  1627. return "BEFORE_SHUTDOWN";
  1628. case QCOM_SSR_AFTER_SHUTDOWN:
  1629. return "AFTER_SHUTDOWN";
  1630. default:
  1631. return "UNKNOWN";
  1632. }
  1633. };
  1634. static int icnss_wpss_early_notifier_nb(struct notifier_block *nb,
  1635. unsigned long code,
  1636. void *data)
  1637. {
  1638. struct icnss_priv *priv = container_of(nb, struct icnss_priv,
  1639. wpss_early_ssr_nb);
  1640. icnss_pr_vdbg("WPSS-EARLY-Notify: event %s(%lu)\n",
  1641. icnss_qcom_ssr_notify_state_to_str(code), code);
  1642. if (code == QCOM_SSR_BEFORE_SHUTDOWN) {
  1643. set_bit(ICNSS_FW_DOWN, &priv->state);
  1644. icnss_ignore_fw_timeout(true);
  1645. }
  1646. return NOTIFY_DONE;
  1647. }
  1648. static int icnss_wpss_notifier_nb(struct notifier_block *nb,
  1649. unsigned long code,
  1650. void *data)
  1651. {
  1652. struct icnss_event_pd_service_down_data *event_data;
  1653. struct qcom_ssr_notify_data *notif = data;
  1654. struct icnss_priv *priv = container_of(nb, struct icnss_priv,
  1655. wpss_ssr_nb);
  1656. struct icnss_uevent_fw_down_data fw_down_data = {0};
  1657. icnss_pr_vdbg("WPSS-Notify: event %s(%lu)\n",
  1658. icnss_qcom_ssr_notify_state_to_str(code), code);
  1659. if (code == QCOM_SSR_AFTER_SHUTDOWN) {
  1660. icnss_pr_info("Collecting msa0 segment dump\n");
  1661. icnss_msa0_ramdump(priv);
  1662. goto out;
  1663. }
  1664. if (code != QCOM_SSR_BEFORE_SHUTDOWN)
  1665. goto out;
  1666. priv->is_ssr = true;
  1667. icnss_pr_info("WPSS went down, state: 0x%lx, crashed: %d\n",
  1668. priv->state, notif->crashed);
  1669. set_bit(ICNSS_FW_DOWN, &priv->state);
  1670. if (notif->crashed)
  1671. priv->stats.recovery.root_pd_crash++;
  1672. else
  1673. priv->stats.recovery.root_pd_shutdown++;
  1674. icnss_ignore_fw_timeout(true);
  1675. event_data = kzalloc(sizeof(*event_data), GFP_KERNEL);
  1676. if (event_data == NULL)
  1677. return notifier_from_errno(-ENOMEM);
  1678. event_data->crashed = notif->crashed;
  1679. fw_down_data.crashed = !!notif->crashed;
  1680. if (test_bit(ICNSS_FW_READY, &priv->state)) {
  1681. clear_bit(ICNSS_FW_READY, &priv->state);
  1682. fw_down_data.crashed = !!notif->crashed;
  1683. icnss_call_driver_uevent(priv,
  1684. ICNSS_UEVENT_FW_DOWN,
  1685. &fw_down_data);
  1686. }
  1687. icnss_driver_event_post(priv, ICNSS_DRIVER_EVENT_PD_SERVICE_DOWN,
  1688. ICNSS_EVENT_SYNC, event_data);
  1689. out:
  1690. icnss_pr_vdbg("Exit %s,state: 0x%lx\n", __func__, priv->state);
  1691. return NOTIFY_OK;
  1692. }
  1693. static int icnss_modem_notifier_nb(struct notifier_block *nb,
  1694. unsigned long code,
  1695. void *data)
  1696. {
  1697. struct icnss_event_pd_service_down_data *event_data;
  1698. struct qcom_ssr_notify_data *notif = data;
  1699. struct icnss_priv *priv = container_of(nb, struct icnss_priv,
  1700. modem_ssr_nb);
  1701. struct icnss_uevent_fw_down_data fw_down_data = {0};
  1702. icnss_pr_vdbg("Modem-Notify: event %s(%lu)\n",
  1703. icnss_qcom_ssr_notify_state_to_str(code), code);
  1704. if (code == QCOM_SSR_AFTER_SHUTDOWN) {
  1705. icnss_pr_info("Collecting msa0 segment dump\n");
  1706. icnss_msa0_ramdump(priv);
  1707. goto out;
  1708. }
  1709. if (code != QCOM_SSR_BEFORE_SHUTDOWN)
  1710. goto out;
  1711. priv->is_ssr = true;
  1712. if (notif->crashed) {
  1713. priv->stats.recovery.root_pd_crash++;
  1714. priv->root_pd_shutdown = false;
  1715. } else {
  1716. priv->stats.recovery.root_pd_shutdown++;
  1717. priv->root_pd_shutdown = true;
  1718. }
  1719. icnss_update_state_send_modem_shutdown(priv, data);
  1720. if (test_bit(ICNSS_PDR_REGISTERED, &priv->state)) {
  1721. set_bit(ICNSS_FW_DOWN, &priv->state);
  1722. icnss_ignore_fw_timeout(true);
  1723. if (test_bit(ICNSS_FW_READY, &priv->state)) {
  1724. clear_bit(ICNSS_FW_READY, &priv->state);
  1725. fw_down_data.crashed = !!notif->crashed;
  1726. icnss_call_driver_uevent(priv,
  1727. ICNSS_UEVENT_FW_DOWN,
  1728. &fw_down_data);
  1729. }
  1730. goto out;
  1731. }
  1732. icnss_pr_info("Modem went down, state: 0x%lx, crashed: %d\n",
  1733. priv->state, notif->crashed);
  1734. set_bit(ICNSS_FW_DOWN, &priv->state);
  1735. icnss_ignore_fw_timeout(true);
  1736. event_data = kzalloc(sizeof(*event_data), GFP_KERNEL);
  1737. if (event_data == NULL)
  1738. return notifier_from_errno(-ENOMEM);
  1739. event_data->crashed = notif->crashed;
  1740. fw_down_data.crashed = !!notif->crashed;
  1741. if (test_bit(ICNSS_FW_READY, &priv->state)) {
  1742. clear_bit(ICNSS_FW_READY, &priv->state);
  1743. fw_down_data.crashed = !!notif->crashed;
  1744. icnss_call_driver_uevent(priv,
  1745. ICNSS_UEVENT_FW_DOWN,
  1746. &fw_down_data);
  1747. }
  1748. icnss_driver_event_post(priv, ICNSS_DRIVER_EVENT_PD_SERVICE_DOWN,
  1749. ICNSS_EVENT_SYNC, event_data);
  1750. out:
  1751. icnss_pr_vdbg("Exit %s,state: 0x%lx\n", __func__, priv->state);
  1752. return NOTIFY_OK;
  1753. }
  1754. static int icnss_wpss_early_ssr_register_notifier(struct icnss_priv *priv)
  1755. {
  1756. int ret = 0;
  1757. priv->wpss_early_ssr_nb.notifier_call = icnss_wpss_early_notifier_nb;
  1758. priv->wpss_early_notify_handler =
  1759. qcom_register_early_ssr_notifier("wpss",
  1760. &priv->wpss_early_ssr_nb);
  1761. if (IS_ERR(priv->wpss_early_notify_handler)) {
  1762. ret = PTR_ERR(priv->wpss_early_notify_handler);
  1763. icnss_pr_err("WPSS register early notifier failed: %d\n", ret);
  1764. }
  1765. return ret;
  1766. }
  1767. static int icnss_wpss_ssr_register_notifier(struct icnss_priv *priv)
  1768. {
  1769. int ret = 0;
  1770. priv->wpss_ssr_nb.notifier_call = icnss_wpss_notifier_nb;
  1771. /*
  1772. * Assign priority of icnss wpss notifier callback over IPA
  1773. * modem notifier callback which is 0
  1774. */
  1775. priv->wpss_ssr_nb.priority = 1;
  1776. priv->wpss_notify_handler =
  1777. qcom_register_ssr_notifier("wpss", &priv->wpss_ssr_nb);
  1778. if (IS_ERR(priv->wpss_notify_handler)) {
  1779. ret = PTR_ERR(priv->wpss_notify_handler);
  1780. icnss_pr_err("WPSS register notifier failed: %d\n", ret);
  1781. }
  1782. set_bit(ICNSS_SSR_REGISTERED, &priv->state);
  1783. return ret;
  1784. }
  1785. static int icnss_slate_notifier_nb(struct notifier_block *nb,
  1786. unsigned long code,
  1787. void *data)
  1788. {
  1789. return NOTIFY_OK;
  1790. }
  1791. static int icnss_slate_ssr_register_notifier(struct icnss_priv *priv)
  1792. {
  1793. int ret = 0;
  1794. priv->slate_ssr_nb.notifier_call = icnss_slate_notifier_nb;
  1795. priv->slate_notify_handler =
  1796. qcom_register_ssr_notifier("slatefw", &priv->slate_ssr_nb);
  1797. if (IS_ERR(priv->slate_notify_handler)) {
  1798. ret = PTR_ERR(priv->slate_notify_handler);
  1799. icnss_pr_err("SLATE register notifier failed: %d\n", ret);
  1800. }
  1801. set_bit(ICNSS_SLATE_SSR_REGISTERED, &priv->state);
  1802. return ret;
  1803. }
  1804. static int icnss_slate_ssr_unregister_notifier(struct icnss_priv *priv)
  1805. {
  1806. if (!test_and_clear_bit(ICNSS_SLATE_SSR_REGISTERED, &priv->state))
  1807. return 0;
  1808. qcom_unregister_ssr_notifier(priv->slate_notify_handler,
  1809. &priv->slate_ssr_nb);
  1810. priv->slate_notify_handler = NULL;
  1811. return 0;
  1812. }
  1813. static int icnss_modem_ssr_register_notifier(struct icnss_priv *priv)
  1814. {
  1815. int ret = 0;
  1816. priv->modem_ssr_nb.notifier_call = icnss_modem_notifier_nb;
  1817. /*
  1818. * Assign priority of icnss modem notifier callback over IPA
  1819. * modem notifier callback which is 0
  1820. */
  1821. priv->modem_ssr_nb.priority = 1;
  1822. priv->modem_notify_handler =
  1823. qcom_register_ssr_notifier("mpss", &priv->modem_ssr_nb);
  1824. if (IS_ERR(priv->modem_notify_handler)) {
  1825. ret = PTR_ERR(priv->modem_notify_handler);
  1826. icnss_pr_err("Modem register notifier failed: %d\n", ret);
  1827. }
  1828. set_bit(ICNSS_SSR_REGISTERED, &priv->state);
  1829. return ret;
  1830. }
  1831. static void icnss_wpss_early_ssr_unregister_notifier(struct icnss_priv *priv)
  1832. {
  1833. if (IS_ERR(priv->wpss_early_notify_handler))
  1834. return;
  1835. qcom_unregister_early_ssr_notifier(priv->wpss_early_notify_handler,
  1836. &priv->wpss_early_ssr_nb);
  1837. priv->wpss_early_notify_handler = NULL;
  1838. }
  1839. static int icnss_wpss_ssr_unregister_notifier(struct icnss_priv *priv)
  1840. {
  1841. if (!test_and_clear_bit(ICNSS_SSR_REGISTERED, &priv->state))
  1842. return 0;
  1843. qcom_unregister_ssr_notifier(priv->wpss_notify_handler,
  1844. &priv->wpss_ssr_nb);
  1845. priv->wpss_notify_handler = NULL;
  1846. return 0;
  1847. }
  1848. static int icnss_modem_ssr_unregister_notifier(struct icnss_priv *priv)
  1849. {
  1850. if (!test_and_clear_bit(ICNSS_SSR_REGISTERED, &priv->state))
  1851. return 0;
  1852. qcom_unregister_ssr_notifier(priv->modem_notify_handler,
  1853. &priv->modem_ssr_nb);
  1854. priv->modem_notify_handler = NULL;
  1855. return 0;
  1856. }
  1857. static void icnss_pdr_notifier_cb(int state, char *service_path, void *priv_cb)
  1858. {
  1859. struct icnss_priv *priv = priv_cb;
  1860. struct icnss_event_pd_service_down_data *event_data;
  1861. struct icnss_uevent_fw_down_data fw_down_data = {0};
  1862. enum icnss_pdr_cause_index cause = ICNSS_ROOT_PD_CRASH;
  1863. icnss_pr_dbg("PD service notification: 0x%lx state: 0x%lx\n",
  1864. state, priv->state);
  1865. switch (state) {
  1866. case SERVREG_SERVICE_STATE_DOWN:
  1867. event_data = kzalloc(sizeof(*event_data), GFP_KERNEL);
  1868. if (!event_data)
  1869. return;
  1870. event_data->crashed = true;
  1871. if (!priv->is_ssr) {
  1872. set_bit(ICNSS_PDR, &penv->state);
  1873. if (test_bit(ICNSS_HOST_TRIGGERED_PDR, &priv->state)) {
  1874. cause = ICNSS_HOST_ERROR;
  1875. priv->stats.recovery.pdr_host_error++;
  1876. } else {
  1877. cause = ICNSS_FW_CRASH;
  1878. priv->stats.recovery.pdr_fw_crash++;
  1879. }
  1880. } else if (priv->root_pd_shutdown) {
  1881. cause = ICNSS_ROOT_PD_SHUTDOWN;
  1882. event_data->crashed = false;
  1883. }
  1884. icnss_pr_info("PD service down, state: 0x%lx: cause: %s\n",
  1885. priv->state, icnss_pdr_cause[cause]);
  1886. if (!test_bit(ICNSS_FW_DOWN, &priv->state)) {
  1887. set_bit(ICNSS_FW_DOWN, &priv->state);
  1888. icnss_ignore_fw_timeout(true);
  1889. if (test_bit(ICNSS_FW_READY, &priv->state)) {
  1890. clear_bit(ICNSS_FW_READY, &priv->state);
  1891. fw_down_data.crashed = event_data->crashed;
  1892. icnss_call_driver_uevent(priv,
  1893. ICNSS_UEVENT_FW_DOWN,
  1894. &fw_down_data);
  1895. }
  1896. }
  1897. clear_bit(ICNSS_HOST_TRIGGERED_PDR, &priv->state);
  1898. icnss_driver_event_post(priv, ICNSS_DRIVER_EVENT_PD_SERVICE_DOWN,
  1899. ICNSS_EVENT_SYNC, event_data);
  1900. break;
  1901. case SERVREG_SERVICE_STATE_UP:
  1902. clear_bit(ICNSS_FW_DOWN, &priv->state);
  1903. break;
  1904. default:
  1905. break;
  1906. }
  1907. return;
  1908. }
  1909. static int icnss_pd_restart_enable(struct icnss_priv *priv)
  1910. {
  1911. struct pdr_handle *handle = NULL;
  1912. struct pdr_service *service = NULL;
  1913. int err = 0;
  1914. handle = pdr_handle_alloc(icnss_pdr_notifier_cb, priv);
  1915. if (IS_ERR_OR_NULL(handle)) {
  1916. err = PTR_ERR(handle);
  1917. icnss_pr_err("Failed to alloc pdr handle, err %d", err);
  1918. goto out;
  1919. }
  1920. service = pdr_add_lookup(handle, ICNSS_WLAN_SERVICE_NAME, ICNSS_WLANPD_NAME);
  1921. if (IS_ERR_OR_NULL(service)) {
  1922. err = PTR_ERR(service);
  1923. icnss_pr_err("Failed to add lookup, err %d", err);
  1924. goto out;
  1925. }
  1926. priv->pdr_handle = handle;
  1927. priv->pdr_service = service;
  1928. set_bit(ICNSS_PDR_REGISTERED, &priv->state);
  1929. icnss_pr_info("PDR registration happened");
  1930. out:
  1931. return err;
  1932. }
  1933. static void icnss_pdr_unregister_notifier(struct icnss_priv *priv)
  1934. {
  1935. if (!test_and_clear_bit(ICNSS_PDR_REGISTERED, &priv->state))
  1936. return;
  1937. pdr_handle_release(priv->pdr_handle);
  1938. }
  1939. static int icnss_ramdump_devnode_init(struct icnss_priv *priv)
  1940. {
  1941. int ret = 0;
  1942. priv->icnss_ramdump_class = class_create(THIS_MODULE, ICNSS_RAMDUMP_NAME);
  1943. if (IS_ERR_OR_NULL(priv->icnss_ramdump_class)) {
  1944. ret = PTR_ERR(priv->icnss_ramdump_class);
  1945. icnss_pr_err("%s:Class create failed for ramdump devices (%d)\n", __func__, ret);
  1946. return ret;
  1947. }
  1948. ret = alloc_chrdev_region(&priv->icnss_ramdump_dev, 0, RAMDUMP_NUM_DEVICES,
  1949. ICNSS_RAMDUMP_NAME);
  1950. if (ret < 0) {
  1951. icnss_pr_err("%s: Unable to allocate major\n", __func__);
  1952. goto fail_alloc_major;
  1953. }
  1954. return 0;
  1955. fail_alloc_major:
  1956. class_destroy(priv->icnss_ramdump_class);
  1957. return ret;
  1958. }
  1959. void *icnss_create_ramdump_device(struct icnss_priv *priv, const char *dev_name)
  1960. {
  1961. int ret = 0;
  1962. struct icnss_ramdump_info *ramdump_info;
  1963. ramdump_info = kzalloc(sizeof(*ramdump_info), GFP_KERNEL);
  1964. if (!ramdump_info)
  1965. return ERR_PTR(-ENOMEM);
  1966. if (!dev_name) {
  1967. icnss_pr_err("%s: Invalid device name.\n", __func__);
  1968. return NULL;
  1969. }
  1970. snprintf(ramdump_info->name, ARRAY_SIZE(ramdump_info->name), "icnss_%s", dev_name);
  1971. ramdump_info->minor = ida_simple_get(&rd_minor_id, 0, RAMDUMP_NUM_DEVICES, GFP_KERNEL);
  1972. if (ramdump_info->minor < 0) {
  1973. icnss_pr_err("%s: No more minor numbers left! rc:%d\n", __func__,
  1974. ramdump_info->minor);
  1975. ret = -ENODEV;
  1976. goto fail_out_of_minors;
  1977. }
  1978. ramdump_info->dev = device_create(priv->icnss_ramdump_class, NULL,
  1979. MKDEV(MAJOR(priv->icnss_ramdump_dev),
  1980. ramdump_info->minor),
  1981. ramdump_info, ramdump_info->name);
  1982. if (IS_ERR_OR_NULL(ramdump_info->dev)) {
  1983. ret = PTR_ERR(ramdump_info->dev);
  1984. icnss_pr_err("%s: Device create failed for %s (%d)\n", __func__,
  1985. ramdump_info->name, ret);
  1986. goto fail_device_create;
  1987. }
  1988. return (void *)ramdump_info;
  1989. fail_device_create:
  1990. ida_simple_remove(&rd_minor_id, ramdump_info->minor);
  1991. fail_out_of_minors:
  1992. kfree(ramdump_info);
  1993. return ERR_PTR(ret);
  1994. }
  1995. static int icnss_register_ramdump_devices(struct icnss_priv *priv)
  1996. {
  1997. int ret = 0;
  1998. if (!priv || !priv->pdev) {
  1999. icnss_pr_err("Platform priv or pdev is NULL\n");
  2000. return -EINVAL;
  2001. }
  2002. ret = icnss_ramdump_devnode_init(priv);
  2003. if (ret)
  2004. return ret;
  2005. priv->msa0_dump_dev = icnss_create_ramdump_device(priv, "wcss_msa0");
  2006. if (IS_ERR_OR_NULL(priv->msa0_dump_dev) || !priv->msa0_dump_dev->dev) {
  2007. icnss_pr_err("Failed to create msa0 dump device!");
  2008. return -ENOMEM;
  2009. }
  2010. if (priv->device_id == WCN6750_DEVICE_ID) {
  2011. priv->m3_dump_phyareg = icnss_create_ramdump_device(priv,
  2012. ICNSS_M3_SEGMENT(
  2013. ICNSS_M3_SEGMENT_PHYAREG));
  2014. if (IS_ERR_OR_NULL(priv->m3_dump_phyareg) ||
  2015. !priv->m3_dump_phyareg->dev) {
  2016. icnss_pr_err("Failed to create m3 dump for Phyareg segment device!");
  2017. return -ENOMEM;
  2018. }
  2019. priv->m3_dump_phydbg = icnss_create_ramdump_device(priv,
  2020. ICNSS_M3_SEGMENT(
  2021. ICNSS_M3_SEGMENT_PHYA));
  2022. if (IS_ERR_OR_NULL(priv->m3_dump_phydbg) ||
  2023. !priv->m3_dump_phydbg->dev) {
  2024. icnss_pr_err("Failed to create m3 dump for Phydbg segment device!");
  2025. return -ENOMEM;
  2026. }
  2027. priv->m3_dump_wmac0reg = icnss_create_ramdump_device(priv,
  2028. ICNSS_M3_SEGMENT(
  2029. ICNSS_M3_SEGMENT_WMACREG));
  2030. if (IS_ERR_OR_NULL(priv->m3_dump_wmac0reg) ||
  2031. !priv->m3_dump_wmac0reg->dev) {
  2032. icnss_pr_err("Failed to create m3 dump for Wmac0reg segment device!");
  2033. return -ENOMEM;
  2034. }
  2035. priv->m3_dump_wcssdbg = icnss_create_ramdump_device(priv,
  2036. ICNSS_M3_SEGMENT(
  2037. ICNSS_M3_SEGMENT_WCSSDBG));
  2038. if (IS_ERR_OR_NULL(priv->m3_dump_wcssdbg) ||
  2039. !priv->m3_dump_wcssdbg->dev) {
  2040. icnss_pr_err("Failed to create m3 dump for Wcssdbg segment device!");
  2041. return -ENOMEM;
  2042. }
  2043. priv->m3_dump_phyapdmem = icnss_create_ramdump_device(priv,
  2044. ICNSS_M3_SEGMENT(
  2045. ICNSS_M3_SEGMENT_PHYAM3));
  2046. if (IS_ERR_OR_NULL(priv->m3_dump_phyapdmem) ||
  2047. !priv->m3_dump_phyapdmem->dev) {
  2048. icnss_pr_err("Failed to create m3 dump for Phyapdmem segment device!");
  2049. return -ENOMEM;
  2050. }
  2051. }
  2052. return 0;
  2053. }
  2054. static int icnss_enable_recovery(struct icnss_priv *priv)
  2055. {
  2056. int ret;
  2057. if (test_bit(RECOVERY_DISABLE, &priv->ctrl_params.quirks)) {
  2058. icnss_pr_dbg("Recovery disabled through module parameter\n");
  2059. return 0;
  2060. }
  2061. if (test_bit(PDR_ONLY, &priv->ctrl_params.quirks)) {
  2062. icnss_pr_dbg("SSR disabled through module parameter\n");
  2063. goto enable_pdr;
  2064. }
  2065. ret = icnss_register_ramdump_devices(priv);
  2066. if (ret)
  2067. return ret;
  2068. if (priv->wpss_supported) {
  2069. icnss_wpss_early_ssr_register_notifier(priv);
  2070. icnss_wpss_ssr_register_notifier(priv);
  2071. return 0;
  2072. }
  2073. icnss_modem_ssr_register_notifier(priv);
  2074. if (priv->is_slate_rfa)
  2075. icnss_slate_ssr_register_notifier(priv);
  2076. if (test_bit(SSR_ONLY, &priv->ctrl_params.quirks)) {
  2077. icnss_pr_dbg("PDR disabled through module parameter\n");
  2078. return 0;
  2079. }
  2080. enable_pdr:
  2081. ret = icnss_pd_restart_enable(priv);
  2082. if (ret)
  2083. return ret;
  2084. return 0;
  2085. }
  2086. static int icnss_dev_id_match(struct icnss_priv *priv,
  2087. struct device_info *dev_info)
  2088. {
  2089. while (dev_info->device_id) {
  2090. if (priv->device_id == dev_info->device_id)
  2091. return 1;
  2092. dev_info++;
  2093. }
  2094. return 0;
  2095. }
  2096. static int icnss_tcdev_get_max_state(struct thermal_cooling_device *tcdev,
  2097. unsigned long *thermal_state)
  2098. {
  2099. struct icnss_thermal_cdev *icnss_tcdev = tcdev->devdata;
  2100. *thermal_state = icnss_tcdev->max_thermal_state;
  2101. return 0;
  2102. }
  2103. static int icnss_tcdev_get_cur_state(struct thermal_cooling_device *tcdev,
  2104. unsigned long *thermal_state)
  2105. {
  2106. struct icnss_thermal_cdev *icnss_tcdev = tcdev->devdata;
  2107. *thermal_state = icnss_tcdev->curr_thermal_state;
  2108. return 0;
  2109. }
  2110. static int icnss_tcdev_set_cur_state(struct thermal_cooling_device *tcdev,
  2111. unsigned long thermal_state)
  2112. {
  2113. struct icnss_thermal_cdev *icnss_tcdev = tcdev->devdata;
  2114. struct device *dev = &penv->pdev->dev;
  2115. int ret = 0;
  2116. if (!penv->ops || !penv->ops->set_therm_cdev_state)
  2117. return 0;
  2118. if (thermal_state > icnss_tcdev->max_thermal_state)
  2119. return -EINVAL;
  2120. icnss_pr_vdbg("Cooling device set current state: %ld,for cdev id %d",
  2121. thermal_state, icnss_tcdev->tcdev_id);
  2122. mutex_lock(&penv->tcdev_lock);
  2123. ret = penv->ops->set_therm_cdev_state(dev, thermal_state,
  2124. icnss_tcdev->tcdev_id);
  2125. if (!ret)
  2126. icnss_tcdev->curr_thermal_state = thermal_state;
  2127. mutex_unlock(&penv->tcdev_lock);
  2128. if (ret) {
  2129. icnss_pr_err("Setting Current Thermal State Failed: %d,for cdev id %d",
  2130. ret, icnss_tcdev->tcdev_id);
  2131. return ret;
  2132. }
  2133. return 0;
  2134. }
  2135. static struct thermal_cooling_device_ops icnss_cooling_ops = {
  2136. .get_max_state = icnss_tcdev_get_max_state,
  2137. .get_cur_state = icnss_tcdev_get_cur_state,
  2138. .set_cur_state = icnss_tcdev_set_cur_state,
  2139. };
  2140. int icnss_thermal_cdev_register(struct device *dev, unsigned long max_state,
  2141. int tcdev_id)
  2142. {
  2143. struct icnss_priv *priv = dev_get_drvdata(dev);
  2144. struct icnss_thermal_cdev *icnss_tcdev = NULL;
  2145. char cdev_node_name[THERMAL_NAME_LENGTH] = "";
  2146. struct device_node *dev_node;
  2147. int ret = 0;
  2148. icnss_tcdev = kzalloc(sizeof(*icnss_tcdev), GFP_KERNEL);
  2149. if (!icnss_tcdev)
  2150. return -ENOMEM;
  2151. icnss_tcdev->tcdev_id = tcdev_id;
  2152. icnss_tcdev->max_thermal_state = max_state;
  2153. snprintf(cdev_node_name, THERMAL_NAME_LENGTH,
  2154. "qcom,icnss_cdev%d", tcdev_id);
  2155. dev_node = of_find_node_by_name(NULL, cdev_node_name);
  2156. if (!dev_node) {
  2157. icnss_pr_err("Failed to get cooling device node\n");
  2158. return -EINVAL;
  2159. }
  2160. icnss_pr_dbg("tcdev node->name=%s\n", dev_node->name);
  2161. if (of_find_property(dev_node, "#cooling-cells", NULL)) {
  2162. icnss_tcdev->tcdev = thermal_of_cooling_device_register(
  2163. dev_node,
  2164. cdev_node_name, icnss_tcdev,
  2165. &icnss_cooling_ops);
  2166. if (IS_ERR_OR_NULL(icnss_tcdev->tcdev)) {
  2167. ret = PTR_ERR(icnss_tcdev->tcdev);
  2168. icnss_pr_err("Cooling device register failed: %d, for cdev id %d\n",
  2169. ret, icnss_tcdev->tcdev_id);
  2170. } else {
  2171. icnss_pr_dbg("Cooling device registered for cdev id %d",
  2172. icnss_tcdev->tcdev_id);
  2173. list_add(&icnss_tcdev->tcdev_list,
  2174. &priv->icnss_tcdev_list);
  2175. }
  2176. } else {
  2177. icnss_pr_dbg("Cooling device registration not supported");
  2178. ret = -EOPNOTSUPP;
  2179. }
  2180. return ret;
  2181. }
  2182. EXPORT_SYMBOL(icnss_thermal_cdev_register);
  2183. void icnss_thermal_cdev_unregister(struct device *dev, int tcdev_id)
  2184. {
  2185. struct icnss_priv *priv = dev_get_drvdata(dev);
  2186. struct icnss_thermal_cdev *icnss_tcdev = NULL;
  2187. while (!list_empty(&priv->icnss_tcdev_list)) {
  2188. icnss_tcdev = list_first_entry(&priv->icnss_tcdev_list,
  2189. struct icnss_thermal_cdev,
  2190. tcdev_list);
  2191. thermal_cooling_device_unregister(icnss_tcdev->tcdev);
  2192. list_del(&icnss_tcdev->tcdev_list);
  2193. kfree(icnss_tcdev);
  2194. }
  2195. }
  2196. EXPORT_SYMBOL(icnss_thermal_cdev_unregister);
  2197. int icnss_get_curr_therm_cdev_state(struct device *dev,
  2198. unsigned long *thermal_state,
  2199. int tcdev_id)
  2200. {
  2201. struct icnss_priv *priv = dev_get_drvdata(dev);
  2202. struct icnss_thermal_cdev *icnss_tcdev = NULL;
  2203. mutex_lock(&priv->tcdev_lock);
  2204. list_for_each_entry(icnss_tcdev, &priv->icnss_tcdev_list, tcdev_list) {
  2205. if (icnss_tcdev->tcdev_id != tcdev_id)
  2206. continue;
  2207. *thermal_state = icnss_tcdev->curr_thermal_state;
  2208. mutex_unlock(&priv->tcdev_lock);
  2209. icnss_pr_dbg("Cooling device current state: %ld, for cdev id %d",
  2210. icnss_tcdev->curr_thermal_state, tcdev_id);
  2211. return 0;
  2212. }
  2213. mutex_unlock(&priv->tcdev_lock);
  2214. icnss_pr_dbg("Cooling device ID not found: %d", tcdev_id);
  2215. return -EINVAL;
  2216. }
  2217. EXPORT_SYMBOL(icnss_get_curr_therm_cdev_state);
  2218. int icnss_qmi_send(struct device *dev, int type, void *cmd,
  2219. int cmd_len, void *cb_ctx,
  2220. int (*cb)(void *ctx, void *event, int event_len))
  2221. {
  2222. struct icnss_priv *priv = icnss_get_plat_priv();
  2223. int ret;
  2224. if (!priv)
  2225. return -ENODEV;
  2226. if (!test_bit(ICNSS_WLFW_CONNECTED, &priv->state))
  2227. return -EINVAL;
  2228. priv->get_info_cb = cb;
  2229. priv->get_info_cb_ctx = cb_ctx;
  2230. ret = icnss_wlfw_get_info_send_sync(priv, type, cmd, cmd_len);
  2231. if (ret) {
  2232. priv->get_info_cb = NULL;
  2233. priv->get_info_cb_ctx = NULL;
  2234. }
  2235. return ret;
  2236. }
  2237. EXPORT_SYMBOL(icnss_qmi_send);
  2238. int __icnss_register_driver(struct icnss_driver_ops *ops,
  2239. struct module *owner, const char *mod_name)
  2240. {
  2241. int ret = 0;
  2242. struct icnss_priv *priv = icnss_get_plat_priv();
  2243. if (!priv || !priv->pdev) {
  2244. ret = -ENODEV;
  2245. goto out;
  2246. }
  2247. icnss_pr_dbg("Registering driver, state: 0x%lx\n", priv->state);
  2248. if (priv->ops) {
  2249. icnss_pr_err("Driver already registered\n");
  2250. ret = -EEXIST;
  2251. goto out;
  2252. }
  2253. if (!ops->dev_info) {
  2254. icnss_pr_err("WLAN driver devinfo is null, Reject wlan driver loading");
  2255. return -EINVAL;
  2256. }
  2257. if (!icnss_dev_id_match(priv, ops->dev_info)) {
  2258. icnss_pr_err("WLAN driver dev name is %s, not supported by platform driver\n",
  2259. ops->dev_info->name);
  2260. return -ENODEV;
  2261. }
  2262. if (!ops->probe || !ops->remove) {
  2263. ret = -EINVAL;
  2264. goto out;
  2265. }
  2266. ret = icnss_driver_event_post(priv, ICNSS_DRIVER_EVENT_REGISTER_DRIVER,
  2267. 0, ops);
  2268. if (ret == -EINTR)
  2269. ret = 0;
  2270. out:
  2271. return ret;
  2272. }
  2273. EXPORT_SYMBOL(__icnss_register_driver);
  2274. int icnss_unregister_driver(struct icnss_driver_ops *ops)
  2275. {
  2276. int ret;
  2277. struct icnss_priv *priv = icnss_get_plat_priv();
  2278. if (!priv || !priv->pdev) {
  2279. ret = -ENODEV;
  2280. goto out;
  2281. }
  2282. icnss_pr_dbg("Unregistering driver, state: 0x%lx\n", priv->state);
  2283. if (!priv->ops) {
  2284. icnss_pr_err("Driver not registered\n");
  2285. ret = -ENOENT;
  2286. goto out;
  2287. }
  2288. ret = icnss_driver_event_post(priv,
  2289. ICNSS_DRIVER_EVENT_UNREGISTER_DRIVER,
  2290. ICNSS_EVENT_SYNC_UNINTERRUPTIBLE, NULL);
  2291. out:
  2292. return ret;
  2293. }
  2294. EXPORT_SYMBOL(icnss_unregister_driver);
  2295. static struct icnss_msi_config msi_config = {
  2296. .total_vectors = 28,
  2297. .total_users = 2,
  2298. .users = (struct icnss_msi_user[]) {
  2299. { .name = "CE", .num_vectors = 10, .base_vector = 0 },
  2300. { .name = "DP", .num_vectors = 18, .base_vector = 10 },
  2301. },
  2302. };
  2303. static int icnss_get_msi_assignment(struct icnss_priv *priv)
  2304. {
  2305. priv->msi_config = &msi_config;
  2306. return 0;
  2307. }
  2308. int icnss_get_user_msi_assignment(struct device *dev, char *user_name,
  2309. int *num_vectors, u32 *user_base_data,
  2310. u32 *base_vector)
  2311. {
  2312. struct icnss_priv *priv = dev_get_drvdata(dev);
  2313. struct icnss_msi_config *msi_config;
  2314. int idx;
  2315. if (!priv)
  2316. return -ENODEV;
  2317. msi_config = priv->msi_config;
  2318. if (!msi_config) {
  2319. icnss_pr_err("MSI is not supported.\n");
  2320. return -EINVAL;
  2321. }
  2322. for (idx = 0; idx < msi_config->total_users; idx++) {
  2323. if (strcmp(user_name, msi_config->users[idx].name) == 0) {
  2324. *num_vectors = msi_config->users[idx].num_vectors;
  2325. *user_base_data = msi_config->users[idx].base_vector
  2326. + priv->msi_base_data;
  2327. *base_vector = msi_config->users[idx].base_vector;
  2328. icnss_pr_dbg("Assign MSI to user: %s, num_vectors: %d, user_base_data: %u, base_vector: %u\n",
  2329. user_name, *num_vectors, *user_base_data,
  2330. *base_vector);
  2331. return 0;
  2332. }
  2333. }
  2334. icnss_pr_err("Failed to find MSI assignment for %s!\n", user_name);
  2335. return -EINVAL;
  2336. }
  2337. EXPORT_SYMBOL(icnss_get_user_msi_assignment);
  2338. int icnss_get_msi_irq(struct device *dev, unsigned int vector)
  2339. {
  2340. struct icnss_priv *priv = dev_get_drvdata(dev);
  2341. int irq_num;
  2342. irq_num = priv->srng_irqs[vector];
  2343. icnss_pr_dbg("Get IRQ number %d for vector index %d\n",
  2344. irq_num, vector);
  2345. return irq_num;
  2346. }
  2347. EXPORT_SYMBOL(icnss_get_msi_irq);
  2348. void icnss_get_msi_address(struct device *dev, u32 *msi_addr_low,
  2349. u32 *msi_addr_high)
  2350. {
  2351. struct icnss_priv *priv = dev_get_drvdata(dev);
  2352. *msi_addr_low = lower_32_bits(priv->msi_addr_iova);
  2353. *msi_addr_high = upper_32_bits(priv->msi_addr_iova);
  2354. }
  2355. EXPORT_SYMBOL(icnss_get_msi_address);
  2356. int icnss_ce_request_irq(struct device *dev, unsigned int ce_id,
  2357. irqreturn_t (*handler)(int, void *),
  2358. unsigned long flags, const char *name, void *ctx)
  2359. {
  2360. int ret = 0;
  2361. unsigned int irq;
  2362. struct ce_irq_list *irq_entry;
  2363. struct icnss_priv *priv = dev_get_drvdata(dev);
  2364. if (!priv || !priv->pdev) {
  2365. ret = -ENODEV;
  2366. goto out;
  2367. }
  2368. icnss_pr_vdbg("CE request IRQ: %d, state: 0x%lx\n", ce_id, priv->state);
  2369. if (ce_id >= ICNSS_MAX_IRQ_REGISTRATIONS) {
  2370. icnss_pr_err("Invalid CE ID, ce_id: %d\n", ce_id);
  2371. ret = -EINVAL;
  2372. goto out;
  2373. }
  2374. irq = priv->ce_irqs[ce_id];
  2375. irq_entry = &priv->ce_irq_list[ce_id];
  2376. if (irq_entry->handler || irq_entry->irq) {
  2377. icnss_pr_err("IRQ already requested: %d, ce_id: %d\n",
  2378. irq, ce_id);
  2379. ret = -EEXIST;
  2380. goto out;
  2381. }
  2382. ret = request_irq(irq, handler, flags, name, ctx);
  2383. if (ret) {
  2384. icnss_pr_err("IRQ request failed: %d, ce_id: %d, ret: %d\n",
  2385. irq, ce_id, ret);
  2386. goto out;
  2387. }
  2388. irq_entry->irq = irq;
  2389. irq_entry->handler = handler;
  2390. icnss_pr_vdbg("IRQ requested: %d, ce_id: %d\n", irq, ce_id);
  2391. penv->stats.ce_irqs[ce_id].request++;
  2392. out:
  2393. return ret;
  2394. }
  2395. EXPORT_SYMBOL(icnss_ce_request_irq);
  2396. int icnss_ce_free_irq(struct device *dev, unsigned int ce_id, void *ctx)
  2397. {
  2398. int ret = 0;
  2399. unsigned int irq;
  2400. struct ce_irq_list *irq_entry;
  2401. if (!penv || !penv->pdev || !dev) {
  2402. ret = -ENODEV;
  2403. goto out;
  2404. }
  2405. icnss_pr_vdbg("CE free IRQ: %d, state: 0x%lx\n", ce_id, penv->state);
  2406. if (ce_id >= ICNSS_MAX_IRQ_REGISTRATIONS) {
  2407. icnss_pr_err("Invalid CE ID to free, ce_id: %d\n", ce_id);
  2408. ret = -EINVAL;
  2409. goto out;
  2410. }
  2411. irq = penv->ce_irqs[ce_id];
  2412. irq_entry = &penv->ce_irq_list[ce_id];
  2413. if (!irq_entry->handler || !irq_entry->irq) {
  2414. icnss_pr_err("IRQ not requested: %d, ce_id: %d\n", irq, ce_id);
  2415. ret = -EEXIST;
  2416. goto out;
  2417. }
  2418. free_irq(irq, ctx);
  2419. irq_entry->irq = 0;
  2420. irq_entry->handler = NULL;
  2421. penv->stats.ce_irqs[ce_id].free++;
  2422. out:
  2423. return ret;
  2424. }
  2425. EXPORT_SYMBOL(icnss_ce_free_irq);
  2426. void icnss_enable_irq(struct device *dev, unsigned int ce_id)
  2427. {
  2428. unsigned int irq;
  2429. if (!penv || !penv->pdev || !dev) {
  2430. icnss_pr_err("Platform driver not initialized\n");
  2431. return;
  2432. }
  2433. icnss_pr_vdbg("Enable IRQ: ce_id: %d, state: 0x%lx\n", ce_id,
  2434. penv->state);
  2435. if (ce_id >= ICNSS_MAX_IRQ_REGISTRATIONS) {
  2436. icnss_pr_err("Invalid CE ID to enable IRQ, ce_id: %d\n", ce_id);
  2437. return;
  2438. }
  2439. penv->stats.ce_irqs[ce_id].enable++;
  2440. irq = penv->ce_irqs[ce_id];
  2441. enable_irq(irq);
  2442. }
  2443. EXPORT_SYMBOL(icnss_enable_irq);
  2444. void icnss_disable_irq(struct device *dev, unsigned int ce_id)
  2445. {
  2446. unsigned int irq;
  2447. if (!penv || !penv->pdev || !dev) {
  2448. icnss_pr_err("Platform driver not initialized\n");
  2449. return;
  2450. }
  2451. icnss_pr_vdbg("Disable IRQ: ce_id: %d, state: 0x%lx\n", ce_id,
  2452. penv->state);
  2453. if (ce_id >= ICNSS_MAX_IRQ_REGISTRATIONS) {
  2454. icnss_pr_err("Invalid CE ID to disable IRQ, ce_id: %d\n",
  2455. ce_id);
  2456. return;
  2457. }
  2458. irq = penv->ce_irqs[ce_id];
  2459. disable_irq(irq);
  2460. penv->stats.ce_irqs[ce_id].disable++;
  2461. }
  2462. EXPORT_SYMBOL(icnss_disable_irq);
  2463. int icnss_get_soc_info(struct device *dev, struct icnss_soc_info *info)
  2464. {
  2465. char *fw_build_timestamp = NULL;
  2466. struct icnss_priv *priv = dev_get_drvdata(dev);
  2467. if (!priv) {
  2468. icnss_pr_err("Platform driver not initialized\n");
  2469. return -EINVAL;
  2470. }
  2471. info->v_addr = priv->mem_base_va;
  2472. info->p_addr = priv->mem_base_pa;
  2473. info->chip_id = priv->chip_info.chip_id;
  2474. info->chip_family = priv->chip_info.chip_family;
  2475. info->board_id = priv->board_id;
  2476. info->soc_id = priv->soc_id;
  2477. info->fw_version = priv->fw_version_info.fw_version;
  2478. fw_build_timestamp = priv->fw_version_info.fw_build_timestamp;
  2479. fw_build_timestamp[WLFW_MAX_TIMESTAMP_LEN] = '\0';
  2480. strlcpy(info->fw_build_timestamp,
  2481. priv->fw_version_info.fw_build_timestamp,
  2482. WLFW_MAX_TIMESTAMP_LEN + 1);
  2483. strlcpy(info->fw_build_id, priv->fw_build_id,
  2484. ICNSS_WLFW_MAX_BUILD_ID_LEN + 1);
  2485. return 0;
  2486. }
  2487. EXPORT_SYMBOL(icnss_get_soc_info);
  2488. int icnss_get_mhi_state(struct device *dev)
  2489. {
  2490. struct icnss_priv *priv = dev_get_drvdata(dev);
  2491. if (!priv) {
  2492. icnss_pr_err("Platform driver not initialized\n");
  2493. return -EINVAL;
  2494. }
  2495. if (!priv->mhi_state_info_va)
  2496. return -ENOMEM;
  2497. return ioread32(priv->mhi_state_info_va);
  2498. }
  2499. EXPORT_SYMBOL(icnss_get_mhi_state);
  2500. int icnss_set_fw_log_mode(struct device *dev, uint8_t fw_log_mode)
  2501. {
  2502. int ret;
  2503. struct icnss_priv *priv;
  2504. if (!dev)
  2505. return -ENODEV;
  2506. priv = dev_get_drvdata(dev);
  2507. if (!priv) {
  2508. icnss_pr_err("Platform driver not initialized\n");
  2509. return -EINVAL;
  2510. }
  2511. if (test_bit(ICNSS_FW_DOWN, &penv->state) ||
  2512. !test_bit(ICNSS_FW_READY, &penv->state)) {
  2513. icnss_pr_err("FW down, ignoring fw_log_mode state: 0x%lx\n",
  2514. priv->state);
  2515. return -EINVAL;
  2516. }
  2517. icnss_pr_dbg("FW log mode: %u\n", fw_log_mode);
  2518. ret = wlfw_ini_send_sync_msg(priv, fw_log_mode);
  2519. if (ret)
  2520. icnss_pr_err("Fail to send ini, ret = %d, fw_log_mode: %u\n",
  2521. ret, fw_log_mode);
  2522. return ret;
  2523. }
  2524. EXPORT_SYMBOL(icnss_set_fw_log_mode);
  2525. int icnss_force_wake_request(struct device *dev)
  2526. {
  2527. struct icnss_priv *priv;
  2528. if (!dev)
  2529. return -ENODEV;
  2530. priv = dev_get_drvdata(dev);
  2531. if (!priv) {
  2532. icnss_pr_err("Platform driver not initialized\n");
  2533. return -EINVAL;
  2534. }
  2535. if (atomic_inc_not_zero(&priv->soc_wake_ref_count)) {
  2536. icnss_pr_soc_wake("SOC already awake, Ref count: %d",
  2537. atomic_read(&priv->soc_wake_ref_count));
  2538. return 0;
  2539. }
  2540. icnss_pr_soc_wake("Calling SOC Wake request");
  2541. icnss_soc_wake_event_post(priv, ICNSS_SOC_WAKE_REQUEST_EVENT,
  2542. 0, NULL);
  2543. return 0;
  2544. }
  2545. EXPORT_SYMBOL(icnss_force_wake_request);
  2546. int icnss_force_wake_release(struct device *dev)
  2547. {
  2548. struct icnss_priv *priv;
  2549. if (!dev)
  2550. return -ENODEV;
  2551. priv = dev_get_drvdata(dev);
  2552. if (!priv) {
  2553. icnss_pr_err("Platform driver not initialized\n");
  2554. return -EINVAL;
  2555. }
  2556. icnss_pr_soc_wake("Calling SOC Wake response");
  2557. if (atomic_read(&priv->soc_wake_ref_count) &&
  2558. icnss_atomic_dec_if_greater_one(&priv->soc_wake_ref_count)) {
  2559. icnss_pr_soc_wake("SOC previous release pending, Ref count: %d",
  2560. atomic_read(&priv->soc_wake_ref_count));
  2561. return 0;
  2562. }
  2563. icnss_soc_wake_event_post(priv, ICNSS_SOC_WAKE_RELEASE_EVENT,
  2564. 0, NULL);
  2565. return 0;
  2566. }
  2567. EXPORT_SYMBOL(icnss_force_wake_release);
  2568. int icnss_is_device_awake(struct device *dev)
  2569. {
  2570. struct icnss_priv *priv = dev_get_drvdata(dev);
  2571. if (!priv) {
  2572. icnss_pr_err("Platform driver not initialized\n");
  2573. return -EINVAL;
  2574. }
  2575. return atomic_read(&priv->soc_wake_ref_count);
  2576. }
  2577. EXPORT_SYMBOL(icnss_is_device_awake);
  2578. int icnss_is_pci_ep_awake(struct device *dev)
  2579. {
  2580. struct icnss_priv *priv = dev_get_drvdata(dev);
  2581. if (!priv) {
  2582. icnss_pr_err("Platform driver not initialized\n");
  2583. return -EINVAL;
  2584. }
  2585. if (!priv->mhi_state_info_va)
  2586. return -ENOMEM;
  2587. return ioread32(priv->mhi_state_info_va + ICNSS_PCI_EP_WAKE_OFFSET);
  2588. }
  2589. EXPORT_SYMBOL(icnss_is_pci_ep_awake);
  2590. int icnss_athdiag_read(struct device *dev, uint32_t offset,
  2591. uint32_t mem_type, uint32_t data_len,
  2592. uint8_t *output)
  2593. {
  2594. int ret = 0;
  2595. struct icnss_priv *priv = dev_get_drvdata(dev);
  2596. if (priv->magic != ICNSS_MAGIC) {
  2597. icnss_pr_err("Invalid drvdata for diag read: dev %pK, data %pK, magic 0x%x\n",
  2598. dev, priv, priv->magic);
  2599. return -EINVAL;
  2600. }
  2601. if (!output || data_len == 0
  2602. || data_len > WLFW_MAX_DATA_SIZE) {
  2603. icnss_pr_err("Invalid parameters for diag read: output %pK, data_len %u\n",
  2604. output, data_len);
  2605. ret = -EINVAL;
  2606. goto out;
  2607. }
  2608. if (!test_bit(ICNSS_FW_READY, &priv->state) ||
  2609. !test_bit(ICNSS_POWER_ON, &priv->state)) {
  2610. icnss_pr_err("Invalid state for diag read: 0x%lx\n",
  2611. priv->state);
  2612. ret = -EINVAL;
  2613. goto out;
  2614. }
  2615. ret = wlfw_athdiag_read_send_sync_msg(priv, offset, mem_type,
  2616. data_len, output);
  2617. out:
  2618. return ret;
  2619. }
  2620. EXPORT_SYMBOL(icnss_athdiag_read);
  2621. int icnss_athdiag_write(struct device *dev, uint32_t offset,
  2622. uint32_t mem_type, uint32_t data_len,
  2623. uint8_t *input)
  2624. {
  2625. int ret = 0;
  2626. struct icnss_priv *priv = dev_get_drvdata(dev);
  2627. if (priv->magic != ICNSS_MAGIC) {
  2628. icnss_pr_err("Invalid drvdata for diag write: dev %pK, data %pK, magic 0x%x\n",
  2629. dev, priv, priv->magic);
  2630. return -EINVAL;
  2631. }
  2632. if (!input || data_len == 0
  2633. || data_len > WLFW_MAX_DATA_SIZE) {
  2634. icnss_pr_err("Invalid parameters for diag write: input %pK, data_len %u\n",
  2635. input, data_len);
  2636. ret = -EINVAL;
  2637. goto out;
  2638. }
  2639. if (!test_bit(ICNSS_FW_READY, &priv->state) ||
  2640. !test_bit(ICNSS_POWER_ON, &priv->state)) {
  2641. icnss_pr_err("Invalid state for diag write: 0x%lx\n",
  2642. priv->state);
  2643. ret = -EINVAL;
  2644. goto out;
  2645. }
  2646. ret = wlfw_athdiag_write_send_sync_msg(priv, offset, mem_type,
  2647. data_len, input);
  2648. out:
  2649. return ret;
  2650. }
  2651. EXPORT_SYMBOL(icnss_athdiag_write);
  2652. int icnss_wlan_enable(struct device *dev, struct icnss_wlan_enable_cfg *config,
  2653. enum icnss_driver_mode mode,
  2654. const char *host_version)
  2655. {
  2656. struct icnss_priv *priv = dev_get_drvdata(dev);
  2657. int temp = 0;
  2658. if (test_bit(ICNSS_FW_DOWN, &priv->state) ||
  2659. !test_bit(ICNSS_FW_READY, &priv->state)) {
  2660. icnss_pr_err("FW down, ignoring wlan_enable state: 0x%lx\n",
  2661. priv->state);
  2662. return -EINVAL;
  2663. }
  2664. if (test_bit(ICNSS_MODE_ON, &priv->state)) {
  2665. icnss_pr_err("Already Mode on, ignoring wlan_enable state: 0x%lx\n",
  2666. priv->state);
  2667. return -EINVAL;
  2668. }
  2669. if (priv->wpss_supported &&
  2670. !priv->dms.nv_mac_not_prov && !priv->dms.mac_valid)
  2671. icnss_setup_dms_mac(priv);
  2672. if (priv->device_id == WCN6750_DEVICE_ID) {
  2673. if (!icnss_get_temperature(priv, &temp)) {
  2674. icnss_pr_dbg("Temperature: %d\n", temp);
  2675. if (temp < WLAN_EN_TEMP_THRESHOLD)
  2676. icnss_set_wlan_en_delay(priv);
  2677. }
  2678. }
  2679. return icnss_send_wlan_enable_to_fw(priv, config, mode, host_version);
  2680. }
  2681. EXPORT_SYMBOL(icnss_wlan_enable);
  2682. int icnss_wlan_disable(struct device *dev, enum icnss_driver_mode mode)
  2683. {
  2684. struct icnss_priv *priv = dev_get_drvdata(dev);
  2685. if (test_bit(ICNSS_FW_DOWN, &priv->state)) {
  2686. icnss_pr_dbg("FW down, ignoring wlan_disable state: 0x%lx\n",
  2687. priv->state);
  2688. return 0;
  2689. }
  2690. return icnss_send_wlan_disable_to_fw(priv);
  2691. }
  2692. EXPORT_SYMBOL(icnss_wlan_disable);
  2693. bool icnss_is_qmi_disable(struct device *dev)
  2694. {
  2695. return test_bit(SKIP_QMI, &penv->ctrl_params.quirks) ? true : false;
  2696. }
  2697. EXPORT_SYMBOL(icnss_is_qmi_disable);
  2698. int icnss_get_ce_id(struct device *dev, int irq)
  2699. {
  2700. int i;
  2701. if (!penv || !penv->pdev || !dev)
  2702. return -ENODEV;
  2703. for (i = 0; i < ICNSS_MAX_IRQ_REGISTRATIONS; i++) {
  2704. if (penv->ce_irqs[i] == irq)
  2705. return i;
  2706. }
  2707. icnss_pr_err("No matching CE id for irq %d\n", irq);
  2708. return -EINVAL;
  2709. }
  2710. EXPORT_SYMBOL(icnss_get_ce_id);
  2711. int icnss_get_irq(struct device *dev, int ce_id)
  2712. {
  2713. int irq;
  2714. if (!penv || !penv->pdev || !dev)
  2715. return -ENODEV;
  2716. if (ce_id >= ICNSS_MAX_IRQ_REGISTRATIONS)
  2717. return -EINVAL;
  2718. irq = penv->ce_irqs[ce_id];
  2719. return irq;
  2720. }
  2721. EXPORT_SYMBOL(icnss_get_irq);
  2722. struct iommu_domain *icnss_smmu_get_domain(struct device *dev)
  2723. {
  2724. struct icnss_priv *priv = dev_get_drvdata(dev);
  2725. if (!priv) {
  2726. icnss_pr_err("Invalid drvdata: dev %pK\n", dev);
  2727. return NULL;
  2728. }
  2729. return priv->iommu_domain;
  2730. }
  2731. EXPORT_SYMBOL(icnss_smmu_get_domain);
  2732. int icnss_smmu_map(struct device *dev,
  2733. phys_addr_t paddr, uint32_t *iova_addr, size_t size)
  2734. {
  2735. struct icnss_priv *priv = dev_get_drvdata(dev);
  2736. int flag = IOMMU_READ | IOMMU_WRITE;
  2737. bool dma_coherent = false;
  2738. unsigned long iova;
  2739. int prop_len = 0;
  2740. size_t len;
  2741. int ret = 0;
  2742. if (!priv) {
  2743. icnss_pr_err("Invalid drvdata: dev %pK, data %pK\n",
  2744. dev, priv);
  2745. return -EINVAL;
  2746. }
  2747. if (!iova_addr) {
  2748. icnss_pr_err("iova_addr is NULL, paddr %pa, size %zu\n",
  2749. &paddr, size);
  2750. return -EINVAL;
  2751. }
  2752. len = roundup(size + paddr - rounddown(paddr, PAGE_SIZE), PAGE_SIZE);
  2753. iova = roundup(priv->smmu_iova_ipa_current, PAGE_SIZE);
  2754. if (of_get_property(dev->of_node, "qcom,iommu-geometry", &prop_len) &&
  2755. iova >= priv->smmu_iova_ipa_start + priv->smmu_iova_ipa_len) {
  2756. icnss_pr_err("No IOVA space to map, iova %lx, smmu_iova_ipa_start %pad, smmu_iova_ipa_len %zu\n",
  2757. iova,
  2758. &priv->smmu_iova_ipa_start,
  2759. priv->smmu_iova_ipa_len);
  2760. return -ENOMEM;
  2761. }
  2762. dma_coherent = of_property_read_bool(dev->of_node, "dma-coherent");
  2763. icnss_pr_dbg("dma-coherent is %s\n",
  2764. dma_coherent ? "enabled" : "disabled");
  2765. if (dma_coherent)
  2766. flag |= IOMMU_CACHE;
  2767. icnss_pr_dbg("IOMMU Map: iova %lx, len %zu\n", iova, len);
  2768. ret = iommu_map(priv->iommu_domain, iova,
  2769. rounddown(paddr, PAGE_SIZE), len,
  2770. flag);
  2771. if (ret) {
  2772. icnss_pr_err("PA to IOVA mapping failed, ret %d\n", ret);
  2773. return ret;
  2774. }
  2775. priv->smmu_iova_ipa_current = iova + len;
  2776. *iova_addr = (uint32_t)(iova + paddr - rounddown(paddr, PAGE_SIZE));
  2777. icnss_pr_dbg("IOVA addr mapped to physical addr %lx\n", *iova_addr);
  2778. return 0;
  2779. }
  2780. EXPORT_SYMBOL(icnss_smmu_map);
  2781. int icnss_smmu_unmap(struct device *dev,
  2782. uint32_t iova_addr, size_t size)
  2783. {
  2784. struct icnss_priv *priv = dev_get_drvdata(dev);
  2785. unsigned long iova;
  2786. size_t len, unmapped_len;
  2787. if (!priv) {
  2788. icnss_pr_err("Invalid drvdata: dev %pK, data %pK\n",
  2789. dev, priv);
  2790. return -EINVAL;
  2791. }
  2792. if (!iova_addr) {
  2793. icnss_pr_err("iova_addr is NULL, size %zu\n",
  2794. size);
  2795. return -EINVAL;
  2796. }
  2797. len = roundup(size + iova_addr - rounddown(iova_addr, PAGE_SIZE),
  2798. PAGE_SIZE);
  2799. iova = rounddown(iova_addr, PAGE_SIZE);
  2800. if (iova >= priv->smmu_iova_ipa_start + priv->smmu_iova_ipa_len) {
  2801. icnss_pr_err("Out of IOVA space during unmap, iova %lx, smmu_iova_ipa_start %pad, smmu_iova_ipa_len %zu\n",
  2802. iova,
  2803. &priv->smmu_iova_ipa_start,
  2804. priv->smmu_iova_ipa_len);
  2805. return -ENOMEM;
  2806. }
  2807. icnss_pr_dbg("IOMMU Unmap: iova %lx, len %zu\n",
  2808. iova, len);
  2809. unmapped_len = iommu_unmap(priv->iommu_domain, iova, len);
  2810. if (unmapped_len != len) {
  2811. icnss_pr_err("Failed to unmap, %zu\n", unmapped_len);
  2812. return -EINVAL;
  2813. }
  2814. priv->smmu_iova_ipa_current = iova;
  2815. return 0;
  2816. }
  2817. EXPORT_SYMBOL(icnss_smmu_unmap);
  2818. unsigned int icnss_socinfo_get_serial_number(struct device *dev)
  2819. {
  2820. return socinfo_get_serial_number();
  2821. }
  2822. EXPORT_SYMBOL(icnss_socinfo_get_serial_number);
  2823. int icnss_trigger_recovery(struct device *dev)
  2824. {
  2825. int ret = 0;
  2826. struct icnss_priv *priv = dev_get_drvdata(dev);
  2827. if (priv->magic != ICNSS_MAGIC) {
  2828. icnss_pr_err("Invalid drvdata: magic 0x%x\n", priv->magic);
  2829. ret = -EINVAL;
  2830. goto out;
  2831. }
  2832. if (test_bit(ICNSS_PD_RESTART, &priv->state)) {
  2833. icnss_pr_err("PD recovery already in progress: state: 0x%lx\n",
  2834. priv->state);
  2835. ret = -EPERM;
  2836. goto out;
  2837. }
  2838. if (priv->wpss_supported) {
  2839. icnss_pr_vdbg("Initiate Root PD restart");
  2840. ret = icnss_send_smp2p(priv, ICNSS_TRIGGER_SSR,
  2841. ICNSS_SMP2P_OUT_POWER_SAVE);
  2842. if (!ret)
  2843. set_bit(ICNSS_HOST_TRIGGERED_PDR, &priv->state);
  2844. return ret;
  2845. }
  2846. if (!test_bit(ICNSS_PDR_REGISTERED, &priv->state)) {
  2847. icnss_pr_err("PD restart not enabled to trigger recovery: state: 0x%lx\n",
  2848. priv->state);
  2849. ret = -EOPNOTSUPP;
  2850. goto out;
  2851. }
  2852. icnss_pr_warn("Initiate PD restart at WLAN FW, state: 0x%lx\n",
  2853. priv->state);
  2854. ret = pdr_restart_pd(priv->pdr_handle, priv->pdr_service);
  2855. if (!ret)
  2856. set_bit(ICNSS_HOST_TRIGGERED_PDR, &priv->state);
  2857. out:
  2858. return ret;
  2859. }
  2860. EXPORT_SYMBOL(icnss_trigger_recovery);
  2861. int icnss_idle_shutdown(struct device *dev)
  2862. {
  2863. struct icnss_priv *priv = dev_get_drvdata(dev);
  2864. if (!priv) {
  2865. icnss_pr_err("Invalid drvdata: dev %pK", dev);
  2866. return -EINVAL;
  2867. }
  2868. if (priv->is_ssr || test_bit(ICNSS_PDR, &priv->state) ||
  2869. test_bit(ICNSS_REJUVENATE, &priv->state)) {
  2870. icnss_pr_err("SSR/PDR is already in-progress during idle shutdown\n");
  2871. return -EBUSY;
  2872. }
  2873. return icnss_driver_event_post(priv, ICNSS_DRIVER_EVENT_IDLE_SHUTDOWN,
  2874. ICNSS_EVENT_SYNC_UNINTERRUPTIBLE, NULL);
  2875. }
  2876. EXPORT_SYMBOL(icnss_idle_shutdown);
  2877. int icnss_idle_restart(struct device *dev)
  2878. {
  2879. struct icnss_priv *priv = dev_get_drvdata(dev);
  2880. if (!priv) {
  2881. icnss_pr_err("Invalid drvdata: dev %pK", dev);
  2882. return -EINVAL;
  2883. }
  2884. if (priv->is_ssr || test_bit(ICNSS_PDR, &priv->state) ||
  2885. test_bit(ICNSS_REJUVENATE, &priv->state)) {
  2886. icnss_pr_err("SSR/PDR is already in-progress during idle restart\n");
  2887. return -EBUSY;
  2888. }
  2889. return icnss_driver_event_post(priv, ICNSS_DRIVER_EVENT_IDLE_RESTART,
  2890. ICNSS_EVENT_SYNC_UNINTERRUPTIBLE, NULL);
  2891. }
  2892. EXPORT_SYMBOL(icnss_idle_restart);
  2893. int icnss_exit_power_save(struct device *dev)
  2894. {
  2895. struct icnss_priv *priv = dev_get_drvdata(dev);
  2896. icnss_pr_vdbg("Calling Exit Power Save\n");
  2897. if (test_bit(ICNSS_PD_RESTART, &priv->state) ||
  2898. !test_bit(ICNSS_MODE_ON, &priv->state))
  2899. return 0;
  2900. return icnss_send_smp2p(priv, ICNSS_POWER_SAVE_EXIT,
  2901. ICNSS_SMP2P_OUT_POWER_SAVE);
  2902. }
  2903. EXPORT_SYMBOL(icnss_exit_power_save);
  2904. int icnss_prevent_l1(struct device *dev)
  2905. {
  2906. struct icnss_priv *priv = dev_get_drvdata(dev);
  2907. if (test_bit(ICNSS_PD_RESTART, &priv->state) ||
  2908. !test_bit(ICNSS_MODE_ON, &priv->state))
  2909. return 0;
  2910. return icnss_send_smp2p(priv, ICNSS_PCI_EP_POWER_SAVE_EXIT,
  2911. ICNSS_SMP2P_OUT_EP_POWER_SAVE);
  2912. }
  2913. EXPORT_SYMBOL(icnss_prevent_l1);
  2914. void icnss_allow_l1(struct device *dev)
  2915. {
  2916. struct icnss_priv *priv = dev_get_drvdata(dev);
  2917. if (test_bit(ICNSS_PD_RESTART, &priv->state) ||
  2918. !test_bit(ICNSS_MODE_ON, &priv->state))
  2919. return;
  2920. icnss_send_smp2p(priv, ICNSS_PCI_EP_POWER_SAVE_ENTER,
  2921. ICNSS_SMP2P_OUT_EP_POWER_SAVE);
  2922. }
  2923. EXPORT_SYMBOL(icnss_allow_l1);
  2924. void icnss_allow_recursive_recovery(struct device *dev)
  2925. {
  2926. struct icnss_priv *priv = dev_get_drvdata(dev);
  2927. priv->allow_recursive_recovery = true;
  2928. icnss_pr_info("Recursive recovery allowed for WLAN\n");
  2929. }
  2930. void icnss_disallow_recursive_recovery(struct device *dev)
  2931. {
  2932. struct icnss_priv *priv = dev_get_drvdata(dev);
  2933. priv->allow_recursive_recovery = false;
  2934. icnss_pr_info("Recursive recovery disallowed for WLAN\n");
  2935. }
  2936. static int icnss_create_shutdown_sysfs(struct icnss_priv *priv)
  2937. {
  2938. struct kobject *icnss_kobject;
  2939. int ret = 0;
  2940. atomic_set(&priv->is_shutdown, false);
  2941. icnss_kobject = kobject_create_and_add("shutdown_wlan", kernel_kobj);
  2942. if (!icnss_kobject) {
  2943. icnss_pr_err("Unable to create shutdown_wlan kernel object");
  2944. return -EINVAL;
  2945. }
  2946. priv->icnss_kobject = icnss_kobject;
  2947. ret = sysfs_create_file(icnss_kobject, &icnss_sysfs_attribute.attr);
  2948. if (ret) {
  2949. icnss_pr_err("Unable to create icnss sysfs file err:%d", ret);
  2950. return ret;
  2951. }
  2952. return ret;
  2953. }
  2954. static void icnss_destroy_shutdown_sysfs(struct icnss_priv *priv)
  2955. {
  2956. struct kobject *icnss_kobject;
  2957. icnss_kobject = priv->icnss_kobject;
  2958. if (icnss_kobject)
  2959. kobject_put(icnss_kobject);
  2960. }
  2961. static ssize_t qdss_tr_start_store(struct device *dev,
  2962. struct device_attribute *attr,
  2963. const char *buf, size_t count)
  2964. {
  2965. struct icnss_priv *priv = dev_get_drvdata(dev);
  2966. wlfw_qdss_trace_start(priv);
  2967. icnss_pr_dbg("Received QDSS start command\n");
  2968. return count;
  2969. }
  2970. static ssize_t qdss_tr_stop_store(struct device *dev,
  2971. struct device_attribute *attr,
  2972. const char *user_buf, size_t count)
  2973. {
  2974. struct icnss_priv *priv = dev_get_drvdata(dev);
  2975. u32 option = 0;
  2976. if (sscanf(user_buf, "%du", &option) != 1)
  2977. return -EINVAL;
  2978. wlfw_qdss_trace_stop(priv, option);
  2979. icnss_pr_dbg("Received QDSS stop command\n");
  2980. return count;
  2981. }
  2982. static ssize_t qdss_conf_download_store(struct device *dev,
  2983. struct device_attribute *attr,
  2984. const char *buf, size_t count)
  2985. {
  2986. struct icnss_priv *priv = dev_get_drvdata(dev);
  2987. icnss_wlfw_qdss_dnld_send_sync(priv);
  2988. icnss_pr_dbg("Received QDSS download config command\n");
  2989. return count;
  2990. }
  2991. static ssize_t hw_trc_override_store(struct device *dev,
  2992. struct device_attribute *attr,
  2993. const char *buf, size_t count)
  2994. {
  2995. struct icnss_priv *priv = dev_get_drvdata(dev);
  2996. int tmp = 0;
  2997. if (sscanf(buf, "%du", &tmp) != 1)
  2998. return -EINVAL;
  2999. priv->hw_trc_override = tmp;
  3000. icnss_pr_dbg("Received QDSS hw_trc_override indication\n");
  3001. return count;
  3002. }
  3003. static void icnss_wpss_load(struct work_struct *wpss_load_work)
  3004. {
  3005. struct icnss_priv *priv = icnss_get_plat_priv();
  3006. phandle rproc_phandle;
  3007. int ret;
  3008. if (of_property_read_u32(priv->pdev->dev.of_node, "qcom,rproc-handle",
  3009. &rproc_phandle)) {
  3010. icnss_pr_err("error reading rproc phandle\n");
  3011. return;
  3012. }
  3013. priv->rproc = rproc_get_by_phandle(rproc_phandle);
  3014. if (IS_ERR_OR_NULL(priv->rproc)) {
  3015. icnss_pr_err("rproc not found");
  3016. return;
  3017. }
  3018. ret = rproc_boot(priv->rproc);
  3019. if (ret) {
  3020. icnss_pr_err("Failed to boot wpss rproc, ret: %d", ret);
  3021. rproc_put(priv->rproc);
  3022. }
  3023. }
  3024. static inline void icnss_wpss_unload(struct icnss_priv *priv)
  3025. {
  3026. if (priv && priv->rproc) {
  3027. rproc_shutdown(priv->rproc);
  3028. rproc_put(priv->rproc);
  3029. priv->rproc = NULL;
  3030. }
  3031. }
  3032. static ssize_t wpss_boot_store(struct device *dev,
  3033. struct device_attribute *attr,
  3034. const char *buf, size_t count)
  3035. {
  3036. struct icnss_priv *priv = dev_get_drvdata(dev);
  3037. int wpss_rproc = 0;
  3038. if (!priv->wpss_supported)
  3039. return count;
  3040. if (sscanf(buf, "%du", &wpss_rproc) != 1) {
  3041. icnss_pr_err("Failed to read wpss rproc info");
  3042. return -EINVAL;
  3043. }
  3044. icnss_pr_dbg("WPSS Remote Processor: %s", wpss_rproc ? "GET" : "PUT");
  3045. if (wpss_rproc == 1)
  3046. schedule_work(&wpss_loader);
  3047. else if (wpss_rproc == 0)
  3048. icnss_wpss_unload(priv);
  3049. return count;
  3050. }
  3051. static ssize_t wlan_en_delay_store(struct device *dev,
  3052. struct device_attribute *attr,
  3053. const char *buf, size_t count)
  3054. {
  3055. struct icnss_priv *priv = dev_get_drvdata(dev);
  3056. uint32_t wlan_en_delay = 0;
  3057. if (priv->device_id != WCN6750_DEVICE_ID)
  3058. return count;
  3059. if (sscanf(buf, "%du", &wlan_en_delay) != 1) {
  3060. icnss_pr_err("Failed to read wlan_en_delay");
  3061. return -EINVAL;
  3062. }
  3063. icnss_pr_dbg("WLAN_EN delay: %dms", wlan_en_delay);
  3064. priv->wlan_en_delay_ms_user = wlan_en_delay;
  3065. return count;
  3066. }
  3067. static DEVICE_ATTR_WO(qdss_tr_start);
  3068. static DEVICE_ATTR_WO(qdss_tr_stop);
  3069. static DEVICE_ATTR_WO(qdss_conf_download);
  3070. static DEVICE_ATTR_WO(hw_trc_override);
  3071. static DEVICE_ATTR_WO(wpss_boot);
  3072. static DEVICE_ATTR_WO(wlan_en_delay);
  3073. static struct attribute *icnss_attrs[] = {
  3074. &dev_attr_qdss_tr_start.attr,
  3075. &dev_attr_qdss_tr_stop.attr,
  3076. &dev_attr_qdss_conf_download.attr,
  3077. &dev_attr_hw_trc_override.attr,
  3078. &dev_attr_wpss_boot.attr,
  3079. &dev_attr_wlan_en_delay.attr,
  3080. NULL,
  3081. };
  3082. static struct attribute_group icnss_attr_group = {
  3083. .attrs = icnss_attrs,
  3084. };
  3085. static int icnss_create_sysfs_link(struct icnss_priv *priv)
  3086. {
  3087. struct device *dev = &priv->pdev->dev;
  3088. int ret;
  3089. ret = sysfs_create_link(kernel_kobj, &dev->kobj, "icnss");
  3090. if (ret) {
  3091. icnss_pr_err("Failed to create icnss link, err = %d\n",
  3092. ret);
  3093. goto out;
  3094. }
  3095. return 0;
  3096. out:
  3097. return ret;
  3098. }
  3099. static void icnss_remove_sysfs_link(struct icnss_priv *priv)
  3100. {
  3101. sysfs_remove_link(kernel_kobj, "icnss");
  3102. }
  3103. static int icnss_sysfs_create(struct icnss_priv *priv)
  3104. {
  3105. int ret = 0;
  3106. ret = devm_device_add_group(&priv->pdev->dev,
  3107. &icnss_attr_group);
  3108. if (ret) {
  3109. icnss_pr_err("Failed to create icnss device group, err = %d\n",
  3110. ret);
  3111. goto out;
  3112. }
  3113. icnss_create_sysfs_link(priv);
  3114. ret = icnss_create_shutdown_sysfs(priv);
  3115. if (ret)
  3116. goto remove_icnss_group;
  3117. return 0;
  3118. remove_icnss_group:
  3119. devm_device_remove_group(&priv->pdev->dev, &icnss_attr_group);
  3120. out:
  3121. return ret;
  3122. }
  3123. static void icnss_sysfs_destroy(struct icnss_priv *priv)
  3124. {
  3125. icnss_destroy_shutdown_sysfs(priv);
  3126. icnss_remove_sysfs_link(priv);
  3127. devm_device_remove_group(&priv->pdev->dev, &icnss_attr_group);
  3128. }
  3129. static int icnss_resource_parse(struct icnss_priv *priv)
  3130. {
  3131. int ret = 0, i = 0;
  3132. struct platform_device *pdev = priv->pdev;
  3133. struct device *dev = &pdev->dev;
  3134. struct resource *res;
  3135. u32 int_prop;
  3136. ret = icnss_get_vreg(priv);
  3137. if (ret) {
  3138. icnss_pr_err("Failed to get vreg, err = %d\n", ret);
  3139. goto out;
  3140. }
  3141. ret = icnss_get_clk(priv);
  3142. if (ret) {
  3143. icnss_pr_err("Failed to get clocks, err = %d\n", ret);
  3144. goto put_vreg;
  3145. }
  3146. if (of_property_read_bool(pdev->dev.of_node, "qcom,psf-supported")) {
  3147. ret = icnss_get_psf_info(priv);
  3148. if (ret < 0)
  3149. goto out;
  3150. priv->psf_supported = true;
  3151. }
  3152. if (priv->device_id == ADRASTEA_DEVICE_ID) {
  3153. res = platform_get_resource_byname(pdev, IORESOURCE_MEM,
  3154. "membase");
  3155. if (!res) {
  3156. icnss_pr_err("Memory base not found in DT\n");
  3157. ret = -EINVAL;
  3158. goto put_clk;
  3159. }
  3160. priv->mem_base_pa = res->start;
  3161. priv->mem_base_va = devm_ioremap(dev, priv->mem_base_pa,
  3162. resource_size(res));
  3163. if (!priv->mem_base_va) {
  3164. icnss_pr_err("Memory base ioremap failed: phy addr: %pa\n",
  3165. &priv->mem_base_pa);
  3166. ret = -EINVAL;
  3167. goto put_clk;
  3168. }
  3169. icnss_pr_dbg("MEM_BASE pa: %pa, va: 0x%pK\n",
  3170. &priv->mem_base_pa,
  3171. priv->mem_base_va);
  3172. for (i = 0; i < ICNSS_MAX_IRQ_REGISTRATIONS; i++) {
  3173. res = platform_get_resource(priv->pdev,
  3174. IORESOURCE_IRQ, i);
  3175. if (!res) {
  3176. icnss_pr_err("Fail to get IRQ-%d\n", i);
  3177. ret = -ENODEV;
  3178. goto put_clk;
  3179. } else {
  3180. priv->ce_irqs[i] = res->start;
  3181. }
  3182. }
  3183. if (of_property_read_u32(pdev->dev.of_node, "qcom,rf_subtype",
  3184. &priv->rf_subtype) == 0) {
  3185. priv->is_rf_subtype_valid = true;
  3186. icnss_pr_dbg("RF subtype 0x%x\n", priv->rf_subtype);
  3187. }
  3188. if (of_property_read_bool(pdev->dev.of_node,
  3189. "qcom,is_slate_rfa")) {
  3190. priv->is_slate_rfa = true;
  3191. icnss_pr_err("SLATE rfa is enabled\n");
  3192. }
  3193. } else if (priv->device_id == WCN6750_DEVICE_ID) {
  3194. res = platform_get_resource_byname(pdev, IORESOURCE_MEM,
  3195. "msi_addr");
  3196. if (!res) {
  3197. icnss_pr_err("MSI address not found in DT\n");
  3198. ret = -EINVAL;
  3199. goto put_clk;
  3200. }
  3201. priv->msi_addr_pa = res->start;
  3202. priv->msi_addr_iova = dma_map_resource(dev, priv->msi_addr_pa,
  3203. PAGE_SIZE,
  3204. DMA_FROM_DEVICE, 0);
  3205. if (dma_mapping_error(dev, priv->msi_addr_iova)) {
  3206. icnss_pr_err("MSI: failed to map msi address\n");
  3207. priv->msi_addr_iova = 0;
  3208. ret = -ENOMEM;
  3209. goto put_clk;
  3210. }
  3211. icnss_pr_dbg("MSI Addr pa: %pa, iova: 0x%pK\n",
  3212. &priv->msi_addr_pa,
  3213. priv->msi_addr_iova);
  3214. ret = of_property_read_u32_index(dev->of_node,
  3215. "interrupts",
  3216. 1,
  3217. &int_prop);
  3218. if (ret) {
  3219. icnss_pr_dbg("Read interrupt prop failed");
  3220. goto put_clk;
  3221. }
  3222. priv->msi_base_data = int_prop + 32;
  3223. icnss_pr_dbg(" MSI Base Data: %d, IRQ Index: %d\n",
  3224. priv->msi_base_data, int_prop);
  3225. icnss_get_msi_assignment(priv);
  3226. for (i = 0; i < msi_config.total_vectors; i++) {
  3227. res = platform_get_resource(priv->pdev,
  3228. IORESOURCE_IRQ, i);
  3229. if (!res) {
  3230. icnss_pr_err("Fail to get IRQ-%d\n", i);
  3231. ret = -ENODEV;
  3232. goto put_clk;
  3233. } else {
  3234. priv->srng_irqs[i] = res->start;
  3235. }
  3236. }
  3237. }
  3238. return 0;
  3239. put_clk:
  3240. icnss_put_clk(priv);
  3241. put_vreg:
  3242. icnss_put_vreg(priv);
  3243. out:
  3244. return ret;
  3245. }
  3246. static int icnss_msa_dt_parse(struct icnss_priv *priv)
  3247. {
  3248. int ret = 0;
  3249. struct platform_device *pdev = priv->pdev;
  3250. struct device *dev = &pdev->dev;
  3251. struct device_node *np = NULL;
  3252. u64 prop_size = 0;
  3253. const __be32 *addrp = NULL;
  3254. np = of_parse_phandle(dev->of_node,
  3255. "qcom,wlan-msa-fixed-region", 0);
  3256. if (np) {
  3257. addrp = of_get_address(np, 0, &prop_size, NULL);
  3258. if (!addrp) {
  3259. icnss_pr_err("Failed to get assigned-addresses or property\n");
  3260. ret = -EINVAL;
  3261. of_node_put(np);
  3262. goto out;
  3263. }
  3264. priv->msa_pa = of_translate_address(np, addrp);
  3265. if (priv->msa_pa == OF_BAD_ADDR) {
  3266. icnss_pr_err("Failed to translate MSA PA from device-tree\n");
  3267. ret = -EINVAL;
  3268. of_node_put(np);
  3269. goto out;
  3270. }
  3271. of_node_put(np);
  3272. priv->msa_va = memremap(priv->msa_pa,
  3273. (unsigned long)prop_size, MEMREMAP_WT);
  3274. if (!priv->msa_va) {
  3275. icnss_pr_err("MSA PA ioremap failed: phy addr: %pa\n",
  3276. &priv->msa_pa);
  3277. ret = -EINVAL;
  3278. goto out;
  3279. }
  3280. priv->msa_mem_size = prop_size;
  3281. } else {
  3282. ret = of_property_read_u32(dev->of_node, "qcom,wlan-msa-memory",
  3283. &priv->msa_mem_size);
  3284. if (ret || priv->msa_mem_size == 0) {
  3285. icnss_pr_err("Fail to get MSA Memory Size: %u ret: %d\n",
  3286. priv->msa_mem_size, ret);
  3287. goto out;
  3288. }
  3289. priv->msa_va = dmam_alloc_coherent(&pdev->dev,
  3290. priv->msa_mem_size, &priv->msa_pa, GFP_KERNEL);
  3291. if (!priv->msa_va) {
  3292. icnss_pr_err("DMA alloc failed for MSA\n");
  3293. ret = -ENOMEM;
  3294. goto out;
  3295. }
  3296. }
  3297. icnss_pr_dbg("MSA pa: %pa, MSA va: 0x%pK MSA Memory Size: 0x%x\n",
  3298. &priv->msa_pa, (void *)priv->msa_va, priv->msa_mem_size);
  3299. priv->use_prefix_path = of_property_read_bool(priv->pdev->dev.of_node,
  3300. "qcom,fw-prefix");
  3301. return 0;
  3302. out:
  3303. return ret;
  3304. }
  3305. static int icnss_smmu_fault_handler(struct iommu_domain *domain,
  3306. struct device *dev, unsigned long iova,
  3307. int flags, void *handler_token)
  3308. {
  3309. struct icnss_priv *priv = handler_token;
  3310. struct icnss_uevent_fw_down_data fw_down_data = {0};
  3311. icnss_fatal_err("SMMU fault happened with IOVA 0x%lx\n", iova);
  3312. if (!priv) {
  3313. icnss_pr_err("priv is NULL\n");
  3314. return -ENODEV;
  3315. }
  3316. if (test_bit(ICNSS_FW_READY, &priv->state)) {
  3317. fw_down_data.crashed = true;
  3318. icnss_call_driver_uevent(priv, ICNSS_UEVENT_SMMU_FAULT,
  3319. &fw_down_data);
  3320. icnss_call_driver_uevent(priv, ICNSS_UEVENT_FW_DOWN,
  3321. &fw_down_data);
  3322. }
  3323. icnss_trigger_recovery(&priv->pdev->dev);
  3324. /* IOMMU driver requires non-zero return value to print debug info. */
  3325. return -EINVAL;
  3326. }
  3327. static int icnss_smmu_dt_parse(struct icnss_priv *priv)
  3328. {
  3329. int ret = 0;
  3330. struct platform_device *pdev = priv->pdev;
  3331. struct device *dev = &pdev->dev;
  3332. const char *iommu_dma_type;
  3333. struct resource *res;
  3334. u32 addr_win[2];
  3335. ret = of_property_read_u32_array(dev->of_node,
  3336. "qcom,iommu-dma-addr-pool",
  3337. addr_win,
  3338. ARRAY_SIZE(addr_win));
  3339. if (ret) {
  3340. icnss_pr_err("SMMU IOVA base not found\n");
  3341. } else {
  3342. priv->smmu_iova_start = addr_win[0];
  3343. priv->smmu_iova_len = addr_win[1];
  3344. icnss_pr_dbg("SMMU IOVA start: %pa, len: %zx\n",
  3345. &priv->smmu_iova_start,
  3346. priv->smmu_iova_len);
  3347. priv->iommu_domain =
  3348. iommu_get_domain_for_dev(&pdev->dev);
  3349. ret = of_property_read_string(dev->of_node, "qcom,iommu-dma",
  3350. &iommu_dma_type);
  3351. if (!ret && !strcmp("fastmap", iommu_dma_type)) {
  3352. icnss_pr_dbg("SMMU S1 stage enabled\n");
  3353. priv->smmu_s1_enable = true;
  3354. if (priv->device_id == WCN6750_DEVICE_ID)
  3355. iommu_set_fault_handler(priv->iommu_domain,
  3356. icnss_smmu_fault_handler,
  3357. priv);
  3358. }
  3359. res = platform_get_resource_byname(pdev,
  3360. IORESOURCE_MEM,
  3361. "smmu_iova_ipa");
  3362. if (!res) {
  3363. icnss_pr_err("SMMU IOVA IPA not found\n");
  3364. } else {
  3365. priv->smmu_iova_ipa_start = res->start;
  3366. priv->smmu_iova_ipa_current = res->start;
  3367. priv->smmu_iova_ipa_len = resource_size(res);
  3368. icnss_pr_dbg("SMMU IOVA IPA start: %pa, len: %zx\n",
  3369. &priv->smmu_iova_ipa_start,
  3370. priv->smmu_iova_ipa_len);
  3371. }
  3372. }
  3373. return 0;
  3374. }
  3375. int icnss_get_iova(struct icnss_priv *priv, u64 *addr, u64 *size)
  3376. {
  3377. if (!priv)
  3378. return -ENODEV;
  3379. if (!priv->smmu_iova_len)
  3380. return -EINVAL;
  3381. *addr = priv->smmu_iova_start;
  3382. *size = priv->smmu_iova_len;
  3383. return 0;
  3384. }
  3385. int icnss_get_iova_ipa(struct icnss_priv *priv, u64 *addr, u64 *size)
  3386. {
  3387. if (!priv)
  3388. return -ENODEV;
  3389. if (!priv->smmu_iova_ipa_len)
  3390. return -EINVAL;
  3391. *addr = priv->smmu_iova_ipa_start;
  3392. *size = priv->smmu_iova_ipa_len;
  3393. return 0;
  3394. }
  3395. void icnss_add_fw_prefix_name(struct icnss_priv *priv, char *prefix_name,
  3396. char *name)
  3397. {
  3398. if (!priv)
  3399. return;
  3400. if (!priv->use_prefix_path) {
  3401. scnprintf(prefix_name, ICNSS_MAX_FILE_NAME, "%s", name);
  3402. return;
  3403. }
  3404. if (priv->device_id == ADRASTEA_DEVICE_ID)
  3405. scnprintf(prefix_name, ICNSS_MAX_FILE_NAME,
  3406. ADRASTEA_PATH_PREFIX "%s", name);
  3407. else
  3408. scnprintf(prefix_name, ICNSS_MAX_FILE_NAME,
  3409. QCA6750_PATH_PREFIX "%s", name);
  3410. icnss_pr_dbg("File added with prefix: %s\n", prefix_name);
  3411. }
  3412. static const struct platform_device_id icnss_platform_id_table[] = {
  3413. { .name = "wcn6750", .driver_data = WCN6750_DEVICE_ID, },
  3414. { .name = "adrastea", .driver_data = ADRASTEA_DEVICE_ID, },
  3415. { },
  3416. };
  3417. static const struct of_device_id icnss_dt_match[] = {
  3418. {
  3419. .compatible = "qcom,wcn6750",
  3420. .data = (void *)&icnss_platform_id_table[0]},
  3421. {
  3422. .compatible = "qcom,icnss",
  3423. .data = (void *)&icnss_platform_id_table[1]},
  3424. { },
  3425. };
  3426. MODULE_DEVICE_TABLE(of, icnss_dt_match);
  3427. static void icnss_init_control_params(struct icnss_priv *priv)
  3428. {
  3429. priv->ctrl_params.qmi_timeout = WLFW_TIMEOUT;
  3430. priv->ctrl_params.quirks = ICNSS_QUIRKS_DEFAULT;
  3431. priv->ctrl_params.bdf_type = ICNSS_BDF_TYPE_DEFAULT;
  3432. if (priv->device_id == WCN6750_DEVICE_ID ||
  3433. of_property_read_bool(priv->pdev->dev.of_node,
  3434. "wpss-support-enable"))
  3435. priv->wpss_supported = true;
  3436. if (of_property_read_bool(priv->pdev->dev.of_node,
  3437. "bdf-download-support"))
  3438. priv->bdf_download_support = true;
  3439. if (priv->bdf_download_support && priv->device_id == ADRASTEA_DEVICE_ID)
  3440. priv->ctrl_params.bdf_type = ICNSS_BDF_BIN;
  3441. }
  3442. static void icnss_read_device_configs(struct icnss_priv *priv)
  3443. {
  3444. if (of_property_read_bool(priv->pdev->dev.of_node,
  3445. "wlan-ipa-disabled")) {
  3446. set_bit(ICNSS_IPA_DISABLED, &priv->device_config);
  3447. }
  3448. }
  3449. static inline void icnss_runtime_pm_init(struct icnss_priv *priv)
  3450. {
  3451. pm_runtime_get_sync(&priv->pdev->dev);
  3452. pm_runtime_forbid(&priv->pdev->dev);
  3453. pm_runtime_set_active(&priv->pdev->dev);
  3454. pm_runtime_enable(&priv->pdev->dev);
  3455. }
  3456. static inline void icnss_runtime_pm_deinit(struct icnss_priv *priv)
  3457. {
  3458. pm_runtime_disable(&priv->pdev->dev);
  3459. pm_runtime_allow(&priv->pdev->dev);
  3460. pm_runtime_put_sync(&priv->pdev->dev);
  3461. }
  3462. static inline bool icnss_use_nv_mac(struct icnss_priv *priv)
  3463. {
  3464. return of_property_read_bool(priv->pdev->dev.of_node,
  3465. "use-nv-mac");
  3466. }
  3467. static void rproc_restart_level_notifier(void *data, struct rproc *rproc)
  3468. {
  3469. struct icnss_subsys_restart_level_data *restart_level_data;
  3470. icnss_pr_info("rproc name: %s recovery disable: %d",
  3471. rproc->name, rproc->recovery_disabled);
  3472. restart_level_data = kzalloc(sizeof(*restart_level_data), GFP_ATOMIC);
  3473. if (!restart_level_data)
  3474. return;
  3475. if (strnstr(rproc->name, "wpss", ICNSS_RPROC_LEN)) {
  3476. if (rproc->recovery_disabled)
  3477. restart_level_data->restart_level = ICNSS_DISABLE_M3_SSR;
  3478. else
  3479. restart_level_data->restart_level = ICNSS_ENABLE_M3_SSR;
  3480. icnss_driver_event_post(penv, ICNSS_DRIVER_EVENT_SUBSYS_RESTART_LEVEL,
  3481. 0, restart_level_data);
  3482. }
  3483. }
  3484. static int icnss_probe(struct platform_device *pdev)
  3485. {
  3486. int ret = 0;
  3487. struct device *dev = &pdev->dev;
  3488. struct icnss_priv *priv;
  3489. const struct of_device_id *of_id;
  3490. const struct platform_device_id *device_id;
  3491. if (dev_get_drvdata(dev)) {
  3492. icnss_pr_err("Driver is already initialized\n");
  3493. return -EEXIST;
  3494. }
  3495. of_id = of_match_device(icnss_dt_match, &pdev->dev);
  3496. if (!of_id || !of_id->data) {
  3497. icnss_pr_err("Failed to find of match device!\n");
  3498. ret = -ENODEV;
  3499. goto out_reset_drvdata;
  3500. }
  3501. device_id = of_id->data;
  3502. icnss_pr_dbg("Platform driver probe\n");
  3503. priv = devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL);
  3504. if (!priv)
  3505. return -ENOMEM;
  3506. priv->magic = ICNSS_MAGIC;
  3507. dev_set_drvdata(dev, priv);
  3508. priv->pdev = pdev;
  3509. priv->device_id = device_id->driver_data;
  3510. priv->is_chain1_supported = true;
  3511. INIT_LIST_HEAD(&priv->vreg_list);
  3512. INIT_LIST_HEAD(&priv->clk_list);
  3513. icnss_allow_recursive_recovery(dev);
  3514. icnss_init_control_params(priv);
  3515. icnss_read_device_configs(priv);
  3516. ret = icnss_resource_parse(priv);
  3517. if (ret)
  3518. goto out_reset_drvdata;
  3519. ret = icnss_msa_dt_parse(priv);
  3520. if (ret)
  3521. goto out_free_resources;
  3522. ret = icnss_smmu_dt_parse(priv);
  3523. if (ret)
  3524. goto out_free_resources;
  3525. spin_lock_init(&priv->event_lock);
  3526. spin_lock_init(&priv->on_off_lock);
  3527. spin_lock_init(&priv->soc_wake_msg_lock);
  3528. mutex_init(&priv->dev_lock);
  3529. mutex_init(&priv->tcdev_lock);
  3530. priv->event_wq = alloc_workqueue("icnss_driver_event", WQ_UNBOUND, 1);
  3531. if (!priv->event_wq) {
  3532. icnss_pr_err("Workqueue creation failed\n");
  3533. ret = -EFAULT;
  3534. goto smmu_cleanup;
  3535. }
  3536. INIT_WORK(&priv->event_work, icnss_driver_event_work);
  3537. INIT_LIST_HEAD(&priv->event_list);
  3538. ret = icnss_register_fw_service(priv);
  3539. if (ret < 0) {
  3540. icnss_pr_err("fw service registration failed: %d\n", ret);
  3541. goto out_destroy_wq;
  3542. }
  3543. icnss_enable_recovery(priv);
  3544. icnss_debugfs_create(priv);
  3545. icnss_sysfs_create(priv);
  3546. ret = device_init_wakeup(&priv->pdev->dev, true);
  3547. if (ret)
  3548. icnss_pr_err("Failed to init platform device wakeup source, err = %d\n",
  3549. ret);
  3550. icnss_set_plat_priv(priv);
  3551. init_completion(&priv->unblock_shutdown);
  3552. if (priv->device_id == WCN6750_DEVICE_ID) {
  3553. priv->soc_wake_wq = alloc_workqueue("icnss_soc_wake_event",
  3554. WQ_UNBOUND|WQ_HIGHPRI, 1);
  3555. if (!priv->soc_wake_wq) {
  3556. icnss_pr_err("Soc wake Workqueue creation failed\n");
  3557. ret = -EFAULT;
  3558. goto out_unregister_fw_service;
  3559. }
  3560. INIT_WORK(&priv->soc_wake_msg_work, icnss_soc_wake_msg_work);
  3561. INIT_LIST_HEAD(&priv->soc_wake_msg_list);
  3562. ret = icnss_genl_init();
  3563. if (ret < 0)
  3564. icnss_pr_err("ICNSS genl init failed %d\n", ret);
  3565. init_completion(&priv->smp2p_soc_wake_wait);
  3566. icnss_runtime_pm_init(priv);
  3567. icnss_aop_mbox_init(priv);
  3568. set_bit(ICNSS_COLD_BOOT_CAL, &priv->state);
  3569. priv->bdf_download_support = true;
  3570. register_trace_android_vh_rproc_recovery_set(rproc_restart_level_notifier, NULL);
  3571. }
  3572. if (priv->wpss_supported) {
  3573. ret = icnss_dms_init(priv);
  3574. if (ret)
  3575. icnss_pr_err("ICNSS DMS init failed %d\n", ret);
  3576. priv->use_nv_mac = icnss_use_nv_mac(priv);
  3577. icnss_pr_dbg("NV MAC feature is %s\n",
  3578. priv->use_nv_mac ? "Mandatory":"Not Mandatory");
  3579. INIT_WORK(&wpss_loader, icnss_wpss_load);
  3580. }
  3581. INIT_LIST_HEAD(&priv->icnss_tcdev_list);
  3582. icnss_pr_info("Platform driver probed successfully\n");
  3583. return 0;
  3584. out_unregister_fw_service:
  3585. icnss_unregister_fw_service(priv);
  3586. out_destroy_wq:
  3587. destroy_workqueue(priv->event_wq);
  3588. smmu_cleanup:
  3589. priv->iommu_domain = NULL;
  3590. out_free_resources:
  3591. icnss_put_resources(priv);
  3592. out_reset_drvdata:
  3593. dev_set_drvdata(dev, NULL);
  3594. return ret;
  3595. }
  3596. void icnss_destroy_ramdump_device(struct icnss_ramdump_info *ramdump_info)
  3597. {
  3598. if (IS_ERR_OR_NULL(ramdump_info))
  3599. return;
  3600. device_unregister(ramdump_info->dev);
  3601. ida_simple_remove(&rd_minor_id, ramdump_info->minor);
  3602. kfree(ramdump_info);
  3603. }
  3604. static void icnss_unregister_power_supply_notifier(struct icnss_priv *priv)
  3605. {
  3606. if (priv->batt_psy)
  3607. power_supply_put(penv->batt_psy);
  3608. if (priv->psf_supported) {
  3609. flush_workqueue(priv->soc_update_wq);
  3610. destroy_workqueue(priv->soc_update_wq);
  3611. power_supply_unreg_notifier(&priv->psf_nb);
  3612. }
  3613. }
  3614. static int icnss_remove(struct platform_device *pdev)
  3615. {
  3616. struct icnss_priv *priv = dev_get_drvdata(&pdev->dev);
  3617. icnss_pr_info("Removing driver: state: 0x%lx\n", priv->state);
  3618. device_init_wakeup(&priv->pdev->dev, false);
  3619. icnss_debugfs_destroy(priv);
  3620. icnss_unregister_power_supply_notifier(penv);
  3621. icnss_sysfs_destroy(priv);
  3622. complete_all(&priv->unblock_shutdown);
  3623. if (priv->is_slate_rfa)
  3624. icnss_slate_ssr_unregister_notifier(priv);
  3625. icnss_destroy_ramdump_device(priv->msa0_dump_dev);
  3626. if (priv->wpss_supported) {
  3627. icnss_dms_deinit(priv);
  3628. icnss_wpss_early_ssr_unregister_notifier(priv);
  3629. icnss_wpss_ssr_unregister_notifier(priv);
  3630. } else {
  3631. icnss_modem_ssr_unregister_notifier(priv);
  3632. icnss_pdr_unregister_notifier(priv);
  3633. }
  3634. if (priv->device_id == WCN6750_DEVICE_ID) {
  3635. icnss_genl_exit();
  3636. icnss_runtime_pm_deinit(priv);
  3637. if (!IS_ERR_OR_NULL(priv->mbox_chan))
  3638. mbox_free_channel(priv->mbox_chan);
  3639. unregister_trace_android_vh_rproc_recovery_set(rproc_restart_level_notifier, NULL);
  3640. complete_all(&priv->smp2p_soc_wake_wait);
  3641. icnss_destroy_ramdump_device(priv->m3_dump_phyareg);
  3642. icnss_destroy_ramdump_device(priv->m3_dump_phydbg);
  3643. icnss_destroy_ramdump_device(priv->m3_dump_wmac0reg);
  3644. icnss_destroy_ramdump_device(priv->m3_dump_wcssdbg);
  3645. icnss_destroy_ramdump_device(priv->m3_dump_phyapdmem);
  3646. if (priv->soc_wake_wq)
  3647. destroy_workqueue(priv->soc_wake_wq);
  3648. }
  3649. class_destroy(priv->icnss_ramdump_class);
  3650. unregister_chrdev_region(priv->icnss_ramdump_dev, RAMDUMP_NUM_DEVICES);
  3651. icnss_unregister_fw_service(priv);
  3652. if (priv->event_wq)
  3653. destroy_workqueue(priv->event_wq);
  3654. priv->iommu_domain = NULL;
  3655. icnss_hw_power_off(priv);
  3656. icnss_put_resources(priv);
  3657. dev_set_drvdata(&pdev->dev, NULL);
  3658. return 0;
  3659. }
  3660. #ifdef CONFIG_PM_SLEEP
  3661. static int icnss_pm_suspend(struct device *dev)
  3662. {
  3663. struct icnss_priv *priv = dev_get_drvdata(dev);
  3664. int ret = 0;
  3665. if (priv->magic != ICNSS_MAGIC) {
  3666. icnss_pr_err("Invalid drvdata for pm suspend: dev %pK, data %pK, magic 0x%x\n",
  3667. dev, priv, priv->magic);
  3668. return -EINVAL;
  3669. }
  3670. icnss_pr_vdbg("PM Suspend, state: 0x%lx\n", priv->state);
  3671. if (!priv->ops || !priv->ops->pm_suspend ||
  3672. IS_ERR(priv->smp2p_info[ICNSS_SMP2P_OUT_POWER_SAVE].smem_state) ||
  3673. !test_bit(ICNSS_DRIVER_PROBED, &priv->state))
  3674. return 0;
  3675. ret = priv->ops->pm_suspend(dev);
  3676. if (ret == 0) {
  3677. if (priv->device_id == WCN6750_DEVICE_ID) {
  3678. if (test_bit(ICNSS_PD_RESTART, &priv->state) ||
  3679. !test_bit(ICNSS_MODE_ON, &priv->state))
  3680. return 0;
  3681. ret = icnss_send_smp2p(priv, ICNSS_POWER_SAVE_ENTER,
  3682. ICNSS_SMP2P_OUT_POWER_SAVE);
  3683. }
  3684. priv->stats.pm_suspend++;
  3685. set_bit(ICNSS_PM_SUSPEND, &priv->state);
  3686. } else {
  3687. priv->stats.pm_suspend_err++;
  3688. }
  3689. return ret;
  3690. }
  3691. static int icnss_pm_resume(struct device *dev)
  3692. {
  3693. struct icnss_priv *priv = dev_get_drvdata(dev);
  3694. int ret = 0;
  3695. if (priv->magic != ICNSS_MAGIC) {
  3696. icnss_pr_err("Invalid drvdata for pm resume: dev %pK, data %pK, magic 0x%x\n",
  3697. dev, priv, priv->magic);
  3698. return -EINVAL;
  3699. }
  3700. icnss_pr_vdbg("PM resume, state: 0x%lx\n", priv->state);
  3701. if (!priv->ops || !priv->ops->pm_resume ||
  3702. IS_ERR(priv->smp2p_info[ICNSS_SMP2P_OUT_POWER_SAVE].smem_state) ||
  3703. !test_bit(ICNSS_DRIVER_PROBED, &priv->state))
  3704. goto out;
  3705. ret = priv->ops->pm_resume(dev);
  3706. out:
  3707. if (ret == 0) {
  3708. priv->stats.pm_resume++;
  3709. clear_bit(ICNSS_PM_SUSPEND, &priv->state);
  3710. } else {
  3711. priv->stats.pm_resume_err++;
  3712. }
  3713. return ret;
  3714. }
  3715. static int icnss_pm_suspend_noirq(struct device *dev)
  3716. {
  3717. struct icnss_priv *priv = dev_get_drvdata(dev);
  3718. int ret = 0;
  3719. if (priv->magic != ICNSS_MAGIC) {
  3720. icnss_pr_err("Invalid drvdata for pm suspend_noirq: dev %pK, data %pK, magic 0x%x\n",
  3721. dev, priv, priv->magic);
  3722. return -EINVAL;
  3723. }
  3724. icnss_pr_vdbg("PM suspend_noirq, state: 0x%lx\n", priv->state);
  3725. if (!priv->ops || !priv->ops->suspend_noirq ||
  3726. !test_bit(ICNSS_DRIVER_PROBED, &priv->state))
  3727. goto out;
  3728. ret = priv->ops->suspend_noirq(dev);
  3729. out:
  3730. if (ret == 0) {
  3731. priv->stats.pm_suspend_noirq++;
  3732. set_bit(ICNSS_PM_SUSPEND_NOIRQ, &priv->state);
  3733. } else {
  3734. priv->stats.pm_suspend_noirq_err++;
  3735. }
  3736. return ret;
  3737. }
  3738. static int icnss_pm_resume_noirq(struct device *dev)
  3739. {
  3740. struct icnss_priv *priv = dev_get_drvdata(dev);
  3741. int ret = 0;
  3742. if (priv->magic != ICNSS_MAGIC) {
  3743. icnss_pr_err("Invalid drvdata for pm resume_noirq: dev %pK, data %pK, magic 0x%x\n",
  3744. dev, priv, priv->magic);
  3745. return -EINVAL;
  3746. }
  3747. icnss_pr_vdbg("PM resume_noirq, state: 0x%lx\n", priv->state);
  3748. if (!priv->ops || !priv->ops->resume_noirq ||
  3749. !test_bit(ICNSS_DRIVER_PROBED, &priv->state))
  3750. goto out;
  3751. ret = priv->ops->resume_noirq(dev);
  3752. out:
  3753. if (ret == 0) {
  3754. priv->stats.pm_resume_noirq++;
  3755. clear_bit(ICNSS_PM_SUSPEND_NOIRQ, &priv->state);
  3756. } else {
  3757. priv->stats.pm_resume_noirq_err++;
  3758. }
  3759. return ret;
  3760. }
  3761. static int icnss_pm_runtime_suspend(struct device *dev)
  3762. {
  3763. struct icnss_priv *priv = dev_get_drvdata(dev);
  3764. int ret = 0;
  3765. if (priv->device_id != WCN6750_DEVICE_ID) {
  3766. icnss_pr_err("Ignore runtime suspend:\n");
  3767. goto out;
  3768. }
  3769. if (priv->magic != ICNSS_MAGIC) {
  3770. icnss_pr_err("Invalid drvdata for runtime suspend: dev %pK, data %pK, magic 0x%x\n",
  3771. dev, priv, priv->magic);
  3772. return -EINVAL;
  3773. }
  3774. if (!priv->ops || !priv->ops->runtime_suspend ||
  3775. IS_ERR(priv->smp2p_info[ICNSS_SMP2P_OUT_POWER_SAVE].smem_state))
  3776. goto out;
  3777. icnss_pr_vdbg("Runtime suspend\n");
  3778. ret = priv->ops->runtime_suspend(dev);
  3779. if (!ret) {
  3780. if (test_bit(ICNSS_PD_RESTART, &priv->state) ||
  3781. !test_bit(ICNSS_MODE_ON, &priv->state))
  3782. return 0;
  3783. ret = icnss_send_smp2p(priv, ICNSS_POWER_SAVE_ENTER,
  3784. ICNSS_SMP2P_OUT_POWER_SAVE);
  3785. }
  3786. out:
  3787. return ret;
  3788. }
  3789. static int icnss_pm_runtime_resume(struct device *dev)
  3790. {
  3791. struct icnss_priv *priv = dev_get_drvdata(dev);
  3792. int ret = 0;
  3793. if (priv->device_id != WCN6750_DEVICE_ID) {
  3794. icnss_pr_err("Ignore runtime resume:\n");
  3795. goto out;
  3796. }
  3797. if (priv->magic != ICNSS_MAGIC) {
  3798. icnss_pr_err("Invalid drvdata for runtime resume: dev %pK, data %pK, magic 0x%x\n",
  3799. dev, priv, priv->magic);
  3800. return -EINVAL;
  3801. }
  3802. if (!priv->ops || !priv->ops->runtime_resume ||
  3803. IS_ERR(priv->smp2p_info[ICNSS_SMP2P_OUT_POWER_SAVE].smem_state))
  3804. goto out;
  3805. icnss_pr_vdbg("Runtime resume, state: 0x%lx\n", priv->state);
  3806. ret = priv->ops->runtime_resume(dev);
  3807. out:
  3808. return ret;
  3809. }
  3810. static int icnss_pm_runtime_idle(struct device *dev)
  3811. {
  3812. struct icnss_priv *priv = dev_get_drvdata(dev);
  3813. if (priv->device_id != WCN6750_DEVICE_ID) {
  3814. icnss_pr_err("Ignore runtime idle:\n");
  3815. goto out;
  3816. }
  3817. icnss_pr_vdbg("Runtime idle\n");
  3818. pm_request_autosuspend(dev);
  3819. out:
  3820. return -EBUSY;
  3821. }
  3822. #endif
  3823. static const struct dev_pm_ops icnss_pm_ops = {
  3824. SET_SYSTEM_SLEEP_PM_OPS(icnss_pm_suspend,
  3825. icnss_pm_resume)
  3826. SET_NOIRQ_SYSTEM_SLEEP_PM_OPS(icnss_pm_suspend_noirq,
  3827. icnss_pm_resume_noirq)
  3828. SET_RUNTIME_PM_OPS(icnss_pm_runtime_suspend, icnss_pm_runtime_resume,
  3829. icnss_pm_runtime_idle)
  3830. };
  3831. static struct platform_driver icnss_driver = {
  3832. .probe = icnss_probe,
  3833. .remove = icnss_remove,
  3834. .driver = {
  3835. .name = "icnss2",
  3836. .pm = &icnss_pm_ops,
  3837. .of_match_table = icnss_dt_match,
  3838. },
  3839. };
  3840. static int __init icnss_initialize(void)
  3841. {
  3842. icnss_debug_init();
  3843. return platform_driver_register(&icnss_driver);
  3844. }
  3845. static void __exit icnss_exit(void)
  3846. {
  3847. platform_driver_unregister(&icnss_driver);
  3848. icnss_debug_deinit();
  3849. }
  3850. module_init(icnss_initialize);
  3851. module_exit(icnss_exit);
  3852. MODULE_LICENSE("GPL v2");
  3853. MODULE_DESCRIPTION("iWCN CORE platform driver");