dp_rx.c 53 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "hal_hw_headers.h"
  19. #include "dp_types.h"
  20. #include "dp_rx.h"
  21. #include "dp_peer.h"
  22. #include "hal_rx.h"
  23. #include "hal_api.h"
  24. #include "qdf_nbuf.h"
  25. #ifdef MESH_MODE_SUPPORT
  26. #include "if_meta_hdr.h"
  27. #endif
  28. #include "dp_internal.h"
  29. #include "dp_rx_mon.h"
  30. #ifdef RX_DESC_DEBUG_CHECK
  31. static inline void dp_rx_desc_prep(struct dp_rx_desc *rx_desc, qdf_nbuf_t nbuf)
  32. {
  33. rx_desc->magic = DP_RX_DESC_MAGIC;
  34. rx_desc->nbuf = nbuf;
  35. }
  36. #else
  37. static inline void dp_rx_desc_prep(struct dp_rx_desc *rx_desc, qdf_nbuf_t nbuf)
  38. {
  39. rx_desc->nbuf = nbuf;
  40. }
  41. #endif
  42. #ifdef CONFIG_WIN
  43. static inline bool dp_rx_check_ap_bridge(struct dp_vdev *vdev)
  44. {
  45. return vdev->ap_bridge_enabled;
  46. }
  47. #else
  48. static inline bool dp_rx_check_ap_bridge(struct dp_vdev *vdev)
  49. {
  50. if (vdev->opmode != wlan_op_mode_sta)
  51. return true;
  52. else
  53. return false;
  54. }
  55. #endif
  56. /*
  57. * dp_rx_buffers_replenish() - replenish rxdma ring with rx nbufs
  58. * called during dp rx initialization
  59. * and at the end of dp_rx_process.
  60. *
  61. * @soc: core txrx main context
  62. * @mac_id: mac_id which is one of 3 mac_ids
  63. * @dp_rxdma_srng: dp rxdma circular ring
  64. * @rx_desc_pool: Pointer to free Rx descriptor pool
  65. * @num_req_buffers: number of buffer to be replenished
  66. * @desc_list: list of descs if called from dp_rx_process
  67. * or NULL during dp rx initialization or out of buffer
  68. * interrupt.
  69. * @tail: tail of descs list
  70. * Return: return success or failure
  71. */
  72. QDF_STATUS dp_rx_buffers_replenish(struct dp_soc *dp_soc, uint32_t mac_id,
  73. struct dp_srng *dp_rxdma_srng,
  74. struct rx_desc_pool *rx_desc_pool,
  75. uint32_t num_req_buffers,
  76. union dp_rx_desc_list_elem_t **desc_list,
  77. union dp_rx_desc_list_elem_t **tail)
  78. {
  79. uint32_t num_alloc_desc;
  80. uint16_t num_desc_to_free = 0;
  81. struct dp_pdev *dp_pdev = dp_get_pdev_for_mac_id(dp_soc, mac_id);
  82. uint32_t num_entries_avail;
  83. uint32_t count;
  84. int sync_hw_ptr = 1;
  85. qdf_dma_addr_t paddr;
  86. qdf_nbuf_t rx_netbuf;
  87. void *rxdma_ring_entry;
  88. union dp_rx_desc_list_elem_t *next;
  89. QDF_STATUS ret;
  90. void *rxdma_srng;
  91. rxdma_srng = dp_rxdma_srng->hal_srng;
  92. if (!rxdma_srng) {
  93. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  94. "rxdma srng not initialized");
  95. DP_STATS_INC(dp_pdev, replenish.rxdma_err, num_req_buffers);
  96. return QDF_STATUS_E_FAILURE;
  97. }
  98. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  99. "requested %d buffers for replenish", num_req_buffers);
  100. hal_srng_access_start(dp_soc->hal_soc, rxdma_srng);
  101. num_entries_avail = hal_srng_src_num_avail(dp_soc->hal_soc,
  102. rxdma_srng,
  103. sync_hw_ptr);
  104. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  105. "no of available entries in rxdma ring: %d",
  106. num_entries_avail);
  107. if (!(*desc_list) && (num_entries_avail >
  108. ((dp_rxdma_srng->num_entries * 3) / 4))) {
  109. num_req_buffers = num_entries_avail;
  110. } else if (num_entries_avail < num_req_buffers) {
  111. num_desc_to_free = num_req_buffers - num_entries_avail;
  112. num_req_buffers = num_entries_avail;
  113. }
  114. if (qdf_unlikely(!num_req_buffers)) {
  115. num_desc_to_free = num_req_buffers;
  116. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  117. goto free_descs;
  118. }
  119. /*
  120. * if desc_list is NULL, allocate the descs from freelist
  121. */
  122. if (!(*desc_list)) {
  123. num_alloc_desc = dp_rx_get_free_desc_list(dp_soc, mac_id,
  124. rx_desc_pool,
  125. num_req_buffers,
  126. desc_list,
  127. tail);
  128. if (!num_alloc_desc) {
  129. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  130. "no free rx_descs in freelist");
  131. DP_STATS_INC(dp_pdev, err.desc_alloc_fail,
  132. num_req_buffers);
  133. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  134. return QDF_STATUS_E_NOMEM;
  135. }
  136. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  137. "%d rx desc allocated", num_alloc_desc);
  138. num_req_buffers = num_alloc_desc;
  139. }
  140. count = 0;
  141. while (count < num_req_buffers) {
  142. rx_netbuf = qdf_nbuf_alloc(dp_soc->osdev,
  143. RX_BUFFER_SIZE,
  144. RX_BUFFER_RESERVATION,
  145. RX_BUFFER_ALIGNMENT,
  146. FALSE);
  147. if (rx_netbuf == NULL) {
  148. DP_STATS_INC(dp_pdev, replenish.nbuf_alloc_fail, 1);
  149. continue;
  150. }
  151. ret = qdf_nbuf_map_single(dp_soc->osdev, rx_netbuf,
  152. QDF_DMA_BIDIRECTIONAL);
  153. if (qdf_unlikely(QDF_IS_STATUS_ERROR(ret))) {
  154. qdf_nbuf_free(rx_netbuf);
  155. DP_STATS_INC(dp_pdev, replenish.map_err, 1);
  156. continue;
  157. }
  158. paddr = qdf_nbuf_get_frag_paddr(rx_netbuf, 0);
  159. /*
  160. * check if the physical address of nbuf->data is
  161. * less then 0x50000000 then free the nbuf and try
  162. * allocating new nbuf. We can try for 100 times.
  163. * this is a temp WAR till we fix it properly.
  164. */
  165. ret = check_x86_paddr(dp_soc, &rx_netbuf, &paddr, dp_pdev);
  166. if (ret == QDF_STATUS_E_FAILURE) {
  167. DP_STATS_INC(dp_pdev, replenish.x86_fail, 1);
  168. break;
  169. }
  170. count++;
  171. rxdma_ring_entry = hal_srng_src_get_next(dp_soc->hal_soc,
  172. rxdma_srng);
  173. qdf_assert_always(rxdma_ring_entry);
  174. next = (*desc_list)->next;
  175. dp_rx_desc_prep(&((*desc_list)->rx_desc), rx_netbuf);
  176. (*desc_list)->rx_desc.in_use = 1;
  177. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  178. "rx_netbuf=%pK, buf=%pK, paddr=0x%llx, cookie=%d",
  179. rx_netbuf, qdf_nbuf_data(rx_netbuf),
  180. (unsigned long long)paddr, (*desc_list)->rx_desc.cookie);
  181. hal_rxdma_buff_addr_info_set(rxdma_ring_entry, paddr,
  182. (*desc_list)->rx_desc.cookie,
  183. rx_desc_pool->owner);
  184. *desc_list = next;
  185. }
  186. hal_srng_access_end(dp_soc->hal_soc, rxdma_srng);
  187. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  188. "successfully replenished %d buffers", num_req_buffers);
  189. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  190. "%d rx desc added back to free list", num_desc_to_free);
  191. DP_STATS_INC_PKT(dp_pdev, replenish.pkts, num_req_buffers,
  192. (RX_BUFFER_SIZE * num_req_buffers));
  193. free_descs:
  194. DP_STATS_INC(dp_pdev, buf_freelist, num_desc_to_free);
  195. /*
  196. * add any available free desc back to the free list
  197. */
  198. if (*desc_list)
  199. dp_rx_add_desc_list_to_free_list(dp_soc, desc_list, tail,
  200. mac_id, rx_desc_pool);
  201. return QDF_STATUS_SUCCESS;
  202. }
  203. /*
  204. * dp_rx_deliver_raw() - process RAW mode pkts and hand over the
  205. * pkts to RAW mode simulation to
  206. * decapsulate the pkt.
  207. *
  208. * @vdev: vdev on which RAW mode is enabled
  209. * @nbuf_list: list of RAW pkts to process
  210. * @peer: peer object from which the pkt is rx
  211. *
  212. * Return: void
  213. */
  214. void
  215. dp_rx_deliver_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf_list,
  216. struct dp_peer *peer)
  217. {
  218. qdf_nbuf_t deliver_list_head = NULL;
  219. qdf_nbuf_t deliver_list_tail = NULL;
  220. qdf_nbuf_t nbuf;
  221. nbuf = nbuf_list;
  222. while (nbuf) {
  223. qdf_nbuf_t next = qdf_nbuf_next(nbuf);
  224. DP_RX_LIST_APPEND(deliver_list_head, deliver_list_tail, nbuf);
  225. DP_STATS_INC(vdev->pdev, rx_raw_pkts, 1);
  226. DP_STATS_INC_PKT(peer, rx.raw, 1, qdf_nbuf_len(nbuf));
  227. /*
  228. * reset the chfrag_start and chfrag_end bits in nbuf cb
  229. * as this is a non-amsdu pkt and RAW mode simulation expects
  230. * these bit s to be 0 for non-amsdu pkt.
  231. */
  232. if (qdf_nbuf_is_rx_chfrag_start(nbuf) &&
  233. qdf_nbuf_is_rx_chfrag_end(nbuf)) {
  234. qdf_nbuf_set_rx_chfrag_start(nbuf, 0);
  235. qdf_nbuf_set_rx_chfrag_end(nbuf, 0);
  236. }
  237. nbuf = next;
  238. }
  239. vdev->osif_rsim_rx_decap(vdev->osif_vdev, &deliver_list_head,
  240. &deliver_list_tail, (struct cdp_peer*) peer);
  241. vdev->osif_rx(vdev->osif_vdev, deliver_list_head);
  242. }
  243. #ifdef DP_LFR
  244. /*
  245. * In case of LFR, data of a new peer might be sent up
  246. * even before peer is added.
  247. */
  248. static inline struct dp_vdev *
  249. dp_get_vdev_from_peer(struct dp_soc *soc,
  250. uint16_t peer_id,
  251. struct dp_peer *peer,
  252. struct hal_rx_mpdu_desc_info mpdu_desc_info)
  253. {
  254. struct dp_vdev *vdev;
  255. uint8_t vdev_id;
  256. if (unlikely(!peer)) {
  257. if (peer_id != HTT_INVALID_PEER) {
  258. vdev_id = DP_PEER_METADATA_ID_GET(
  259. mpdu_desc_info.peer_meta_data);
  260. QDF_TRACE(QDF_MODULE_ID_DP,
  261. QDF_TRACE_LEVEL_DEBUG,
  262. FL("PeerID %d not found use vdevID %d"),
  263. peer_id, vdev_id);
  264. vdev = dp_get_vdev_from_soc_vdev_id_wifi3(soc,
  265. vdev_id);
  266. } else {
  267. QDF_TRACE(QDF_MODULE_ID_DP,
  268. QDF_TRACE_LEVEL_DEBUG,
  269. FL("Invalid PeerID %d"),
  270. peer_id);
  271. return NULL;
  272. }
  273. } else {
  274. vdev = peer->vdev;
  275. }
  276. return vdev;
  277. }
  278. #else
  279. static inline struct dp_vdev *
  280. dp_get_vdev_from_peer(struct dp_soc *soc,
  281. uint16_t peer_id,
  282. struct dp_peer *peer,
  283. struct hal_rx_mpdu_desc_info mpdu_desc_info)
  284. {
  285. if (unlikely(!peer)) {
  286. QDF_TRACE(QDF_MODULE_ID_DP,
  287. QDF_TRACE_LEVEL_DEBUG,
  288. FL("Peer not found for peerID %d"),
  289. peer_id);
  290. return NULL;
  291. } else {
  292. return peer->vdev;
  293. }
  294. }
  295. #endif
  296. /**
  297. * dp_rx_da_learn() - Add AST entry based on DA lookup
  298. * This is a WAR for HK 1.0 and will
  299. * be removed in HK 2.0
  300. *
  301. * @soc: core txrx main context
  302. * @rx_tlv_hdr : start address of rx tlvs
  303. * @sa_peer : source peer entry
  304. * @nbuf : nbuf to retrieve destination mac for which AST will be added
  305. *
  306. */
  307. #ifdef FEATURE_WDS
  308. static void
  309. dp_rx_da_learn(struct dp_soc *soc,
  310. uint8_t *rx_tlv_hdr,
  311. struct dp_peer *ta_peer,
  312. qdf_nbuf_t nbuf)
  313. {
  314. /* For HKv2 DA port learing is not needed */
  315. if (qdf_likely(soc->ast_override_support))
  316. return;
  317. if (ta_peer && (ta_peer->vdev->opmode != wlan_op_mode_ap))
  318. return;
  319. if (qdf_unlikely(!hal_rx_msdu_end_da_is_valid_get(rx_tlv_hdr) &&
  320. !hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr))) {
  321. dp_peer_add_ast(soc,
  322. ta_peer,
  323. qdf_nbuf_data(nbuf),
  324. CDP_TXRX_AST_TYPE_DA,
  325. IEEE80211_NODE_F_WDS_HM);
  326. }
  327. }
  328. #else
  329. static void
  330. dp_rx_da_learn(struct dp_soc *soc,
  331. uint8_t *rx_tlv_hdr,
  332. struct dp_peer *ta_peer,
  333. qdf_nbuf_t nbuf)
  334. {
  335. }
  336. #endif
  337. /**
  338. * dp_rx_intrabss_fwd() - Implements the Intra-BSS forwarding logic
  339. *
  340. * @soc: core txrx main context
  341. * @sa_peer : source peer entry
  342. * @rx_tlv_hdr : start address of rx tlvs
  343. * @nbuf : nbuf that has to be intrabss forwarded
  344. *
  345. * Return: bool: true if it is forwarded else false
  346. */
  347. static bool
  348. dp_rx_intrabss_fwd(struct dp_soc *soc,
  349. struct dp_peer *sa_peer,
  350. uint8_t *rx_tlv_hdr,
  351. qdf_nbuf_t nbuf)
  352. {
  353. uint16_t da_idx;
  354. uint16_t len;
  355. struct dp_peer *da_peer;
  356. struct dp_ast_entry *ast_entry;
  357. qdf_nbuf_t nbuf_copy;
  358. /* check if the destination peer is available in peer table
  359. * and also check if the source peer and destination peer
  360. * belong to the same vap and destination peer is not bss peer.
  361. */
  362. if ((hal_rx_msdu_end_da_is_valid_get(rx_tlv_hdr) &&
  363. !hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr))) {
  364. da_idx = hal_rx_msdu_end_da_idx_get(soc->hal_soc, rx_tlv_hdr);
  365. ast_entry = soc->ast_table[da_idx];
  366. if (!ast_entry)
  367. return false;
  368. if (ast_entry->type == CDP_TXRX_AST_TYPE_DA) {
  369. ast_entry->is_active = TRUE;
  370. return false;
  371. }
  372. da_peer = ast_entry->peer;
  373. if (!da_peer)
  374. return false;
  375. if (da_peer->vdev == sa_peer->vdev && !da_peer->bss_peer) {
  376. memset(nbuf->cb, 0x0, sizeof(nbuf->cb));
  377. len = qdf_nbuf_len(nbuf);
  378. /* linearize the nbuf just before we send to
  379. * dp_tx_send()
  380. */
  381. if (qdf_unlikely(qdf_nbuf_get_ext_list(nbuf))) {
  382. if (qdf_nbuf_linearize(nbuf) == -ENOMEM)
  383. return false;
  384. nbuf = qdf_nbuf_unshare(nbuf);
  385. if (!nbuf) {
  386. DP_STATS_INC_PKT(sa_peer,
  387. rx.intra_bss.fail,
  388. 1,
  389. len);
  390. /* return true even though the pkt is
  391. * not forwarded. Basically skb_unshare
  392. * failed and we want to continue with
  393. * next nbuf.
  394. */
  395. return true;
  396. }
  397. }
  398. if (!dp_tx_send(sa_peer->vdev, nbuf)) {
  399. DP_STATS_INC_PKT(sa_peer, rx.intra_bss.pkts,
  400. 1, len);
  401. return true;
  402. } else {
  403. DP_STATS_INC_PKT(sa_peer, rx.intra_bss.fail, 1,
  404. len);
  405. return false;
  406. }
  407. }
  408. }
  409. /* if it is a broadcast pkt (eg: ARP) and it is not its own
  410. * source, then clone the pkt and send the cloned pkt for
  411. * intra BSS forwarding and original pkt up the network stack
  412. * Note: how do we handle multicast pkts. do we forward
  413. * all multicast pkts as is or let a higher layer module
  414. * like igmpsnoop decide whether to forward or not with
  415. * Mcast enhancement.
  416. */
  417. else if (qdf_unlikely((hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr) &&
  418. !sa_peer->bss_peer))) {
  419. nbuf_copy = qdf_nbuf_copy(nbuf);
  420. if (!nbuf_copy)
  421. return false;
  422. memset(nbuf_copy->cb, 0x0, sizeof(nbuf_copy->cb));
  423. len = qdf_nbuf_len(nbuf_copy);
  424. if (dp_tx_send(sa_peer->vdev, nbuf_copy)) {
  425. DP_STATS_INC_PKT(sa_peer, rx.intra_bss.fail, 1, len);
  426. qdf_nbuf_free(nbuf_copy);
  427. } else
  428. DP_STATS_INC_PKT(sa_peer, rx.intra_bss.pkts, 1, len);
  429. }
  430. /* return false as we have to still send the original pkt
  431. * up the stack
  432. */
  433. return false;
  434. }
  435. #ifdef MESH_MODE_SUPPORT
  436. /**
  437. * dp_rx_fill_mesh_stats() - Fills the mesh per packet receive stats
  438. *
  439. * @vdev: DP Virtual device handle
  440. * @nbuf: Buffer pointer
  441. * @rx_tlv_hdr: start of rx tlv header
  442. * @peer: pointer to peer
  443. *
  444. * This function allocated memory for mesh receive stats and fill the
  445. * required stats. Stores the memory address in skb cb.
  446. *
  447. * Return: void
  448. */
  449. void dp_rx_fill_mesh_stats(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  450. uint8_t *rx_tlv_hdr, struct dp_peer *peer)
  451. {
  452. struct mesh_recv_hdr_s *rx_info = NULL;
  453. uint32_t pkt_type;
  454. uint32_t nss;
  455. uint32_t rate_mcs;
  456. uint32_t bw;
  457. /* fill recv mesh stats */
  458. rx_info = qdf_mem_malloc(sizeof(struct mesh_recv_hdr_s));
  459. /* upper layers are resposible to free this memory */
  460. if (rx_info == NULL) {
  461. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  462. "Memory allocation failed for mesh rx stats");
  463. DP_STATS_INC(vdev->pdev, mesh_mem_alloc, 1);
  464. return;
  465. }
  466. rx_info->rs_flags = MESH_RXHDR_VER1;
  467. if (qdf_nbuf_is_rx_chfrag_start(nbuf))
  468. rx_info->rs_flags |= MESH_RX_FIRST_MSDU;
  469. if (qdf_nbuf_is_rx_chfrag_end(nbuf))
  470. rx_info->rs_flags |= MESH_RX_LAST_MSDU;
  471. if (hal_rx_attn_msdu_get_is_decrypted(rx_tlv_hdr)) {
  472. rx_info->rs_flags |= MESH_RX_DECRYPTED;
  473. rx_info->rs_keyix = hal_rx_msdu_get_keyid(rx_tlv_hdr);
  474. if (vdev->osif_get_key)
  475. vdev->osif_get_key(vdev->osif_vdev,
  476. &rx_info->rs_decryptkey[0],
  477. &peer->mac_addr.raw[0],
  478. rx_info->rs_keyix);
  479. }
  480. rx_info->rs_rssi = hal_rx_msdu_start_get_rssi(rx_tlv_hdr);
  481. rx_info->rs_channel = hal_rx_msdu_start_get_freq(rx_tlv_hdr);
  482. pkt_type = hal_rx_msdu_start_get_pkt_type(rx_tlv_hdr);
  483. rate_mcs = hal_rx_msdu_start_rate_mcs_get(rx_tlv_hdr);
  484. bw = hal_rx_msdu_start_bw_get(rx_tlv_hdr);
  485. nss = hal_rx_msdu_start_nss_get(vdev->pdev->soc->hal_soc, rx_tlv_hdr);
  486. rx_info->rs_ratephy1 = rate_mcs | (nss << 0x8) | (pkt_type << 16) |
  487. (bw << 24);
  488. qdf_nbuf_set_rx_fctx_type(nbuf, (void *)rx_info, CB_FTYPE_MESH_RX_INFO);
  489. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_MED,
  490. FL("Mesh rx stats: flags %x, rssi %x, chn %x, rate %x, kix %x"),
  491. rx_info->rs_flags,
  492. rx_info->rs_rssi,
  493. rx_info->rs_channel,
  494. rx_info->rs_ratephy1,
  495. rx_info->rs_keyix);
  496. }
  497. /**
  498. * dp_rx_filter_mesh_packets() - Filters mesh unwanted packets
  499. *
  500. * @vdev: DP Virtual device handle
  501. * @nbuf: Buffer pointer
  502. * @rx_tlv_hdr: start of rx tlv header
  503. *
  504. * This checks if the received packet is matching any filter out
  505. * catogery and and drop the packet if it matches.
  506. *
  507. * Return: status(0 indicates drop, 1 indicate to no drop)
  508. */
  509. QDF_STATUS dp_rx_filter_mesh_packets(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  510. uint8_t *rx_tlv_hdr)
  511. {
  512. union dp_align_mac_addr mac_addr;
  513. if (qdf_unlikely(vdev->mesh_rx_filter)) {
  514. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_FROMDS)
  515. if (hal_rx_mpdu_get_fr_ds(rx_tlv_hdr))
  516. return QDF_STATUS_SUCCESS;
  517. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_TODS)
  518. if (hal_rx_mpdu_get_to_ds(rx_tlv_hdr))
  519. return QDF_STATUS_SUCCESS;
  520. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_NODS)
  521. if (!hal_rx_mpdu_get_fr_ds(rx_tlv_hdr)
  522. && !hal_rx_mpdu_get_to_ds(rx_tlv_hdr))
  523. return QDF_STATUS_SUCCESS;
  524. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_RA) {
  525. if (hal_rx_mpdu_get_addr1(rx_tlv_hdr,
  526. &mac_addr.raw[0]))
  527. return QDF_STATUS_E_FAILURE;
  528. if (!qdf_mem_cmp(&mac_addr.raw[0],
  529. &vdev->mac_addr.raw[0],
  530. DP_MAC_ADDR_LEN))
  531. return QDF_STATUS_SUCCESS;
  532. }
  533. if (vdev->mesh_rx_filter & MESH_FILTER_OUT_TA) {
  534. if (hal_rx_mpdu_get_addr2(rx_tlv_hdr,
  535. &mac_addr.raw[0]))
  536. return QDF_STATUS_E_FAILURE;
  537. if (!qdf_mem_cmp(&mac_addr.raw[0],
  538. &vdev->mac_addr.raw[0],
  539. DP_MAC_ADDR_LEN))
  540. return QDF_STATUS_SUCCESS;
  541. }
  542. }
  543. return QDF_STATUS_E_FAILURE;
  544. }
  545. #else
  546. void dp_rx_fill_mesh_stats(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  547. uint8_t *rx_tlv_hdr, struct dp_peer *peer)
  548. {
  549. }
  550. QDF_STATUS dp_rx_filter_mesh_packets(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  551. uint8_t *rx_tlv_hdr)
  552. {
  553. return QDF_STATUS_E_FAILURE;
  554. }
  555. #endif
  556. #ifdef CONFIG_WIN
  557. /**
  558. * dp_rx_nac_filter(): Function to perform filtering of non-associated
  559. * clients
  560. * @pdev: DP pdev handle
  561. * @rx_pkt_hdr: Rx packet Header
  562. *
  563. * return: dp_vdev*
  564. */
  565. static
  566. struct dp_vdev *dp_rx_nac_filter(struct dp_pdev *pdev,
  567. uint8_t *rx_pkt_hdr)
  568. {
  569. struct ieee80211_frame *wh;
  570. struct dp_neighbour_peer *peer = NULL;
  571. wh = (struct ieee80211_frame *)rx_pkt_hdr;
  572. if ((wh->i_fc[1] & IEEE80211_FC1_DIR_MASK) != IEEE80211_FC1_DIR_TODS)
  573. return NULL;
  574. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  575. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  576. neighbour_peer_list_elem) {
  577. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  578. wh->i_addr2, DP_MAC_ADDR_LEN) == 0) {
  579. QDF_TRACE(
  580. QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  581. FL("NAC configuration matched for mac-%2x:%2x:%2x:%2x:%2x:%2x"),
  582. peer->neighbour_peers_macaddr.raw[0],
  583. peer->neighbour_peers_macaddr.raw[1],
  584. peer->neighbour_peers_macaddr.raw[2],
  585. peer->neighbour_peers_macaddr.raw[3],
  586. peer->neighbour_peers_macaddr.raw[4],
  587. peer->neighbour_peers_macaddr.raw[5]);
  588. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  589. return pdev->monitor_vdev;
  590. }
  591. }
  592. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  593. return NULL;
  594. }
  595. /**
  596. * dp_rx_process_invalid_peer(): Function to pass invalid peer list to umac
  597. * @soc: DP SOC handle
  598. * @mpdu: mpdu for which peer is invalid
  599. *
  600. * return: integer type
  601. */
  602. uint8_t dp_rx_process_invalid_peer(struct dp_soc *soc, qdf_nbuf_t mpdu)
  603. {
  604. struct dp_invalid_peer_msg msg;
  605. struct dp_vdev *vdev = NULL;
  606. struct dp_pdev *pdev = NULL;
  607. struct ieee80211_frame *wh;
  608. uint8_t i;
  609. qdf_nbuf_t curr_nbuf, next_nbuf;
  610. uint8_t *rx_tlv_hdr = qdf_nbuf_data(mpdu);
  611. uint8_t *rx_pkt_hdr = hal_rx_pkt_hdr_get(rx_tlv_hdr);
  612. wh = (struct ieee80211_frame *)rx_pkt_hdr;
  613. if (!DP_FRAME_IS_DATA(wh)) {
  614. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  615. "NAWDS valid only for data frames");
  616. goto free;
  617. }
  618. if (qdf_nbuf_len(mpdu) < sizeof(struct ieee80211_frame)) {
  619. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  620. "Invalid nbuf length");
  621. goto free;
  622. }
  623. for (i = 0; i < MAX_PDEV_CNT; i++) {
  624. pdev = soc->pdev_list[i];
  625. if (!pdev) {
  626. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  627. "PDEV not found");
  628. continue;
  629. }
  630. if (pdev->filter_neighbour_peers) {
  631. /* Next Hop scenario not yet handle */
  632. vdev = dp_rx_nac_filter(pdev, rx_pkt_hdr);
  633. if (vdev) {
  634. dp_rx_mon_deliver(soc, i,
  635. pdev->invalid_peer_head_msdu,
  636. pdev->invalid_peer_tail_msdu);
  637. pdev->invalid_peer_head_msdu = NULL;
  638. pdev->invalid_peer_tail_msdu = NULL;
  639. return 0;
  640. }
  641. }
  642. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  643. if (qdf_mem_cmp(wh->i_addr1, vdev->mac_addr.raw,
  644. DP_MAC_ADDR_LEN) == 0) {
  645. goto out;
  646. }
  647. }
  648. }
  649. if (!vdev) {
  650. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  651. "VDEV not found");
  652. goto free;
  653. }
  654. out:
  655. msg.wh = wh;
  656. qdf_nbuf_pull_head(mpdu, RX_PKT_TLVS_LEN);
  657. msg.nbuf = mpdu;
  658. msg.vdev_id = vdev->vdev_id;
  659. if (pdev->soc->cdp_soc.ol_ops->rx_invalid_peer)
  660. pdev->soc->cdp_soc.ol_ops->rx_invalid_peer(pdev->ctrl_pdev,
  661. &msg);
  662. free:
  663. /* Drop and free packet */
  664. curr_nbuf = mpdu;
  665. while (curr_nbuf) {
  666. next_nbuf = qdf_nbuf_next(curr_nbuf);
  667. qdf_nbuf_free(curr_nbuf);
  668. curr_nbuf = next_nbuf;
  669. }
  670. return 0;
  671. }
  672. /**
  673. * dp_rx_process_invalid_peer_wrapper(): Function to wrap invalid peer handler
  674. * @soc: DP SOC handle
  675. * @mpdu: mpdu for which peer is invalid
  676. * @mpdu_done: if an mpdu is completed
  677. *
  678. * return: integer type
  679. */
  680. void dp_rx_process_invalid_peer_wrapper(struct dp_soc *soc,
  681. qdf_nbuf_t mpdu, bool mpdu_done)
  682. {
  683. /* Only trigger the process when mpdu is completed */
  684. if (mpdu_done)
  685. dp_rx_process_invalid_peer(soc, mpdu);
  686. }
  687. #else
  688. uint8_t dp_rx_process_invalid_peer(struct dp_soc *soc, qdf_nbuf_t mpdu)
  689. {
  690. qdf_nbuf_t curr_nbuf, next_nbuf;
  691. struct dp_pdev *pdev;
  692. uint8_t i;
  693. struct dp_vdev *vdev = NULL;
  694. struct ieee80211_frame *wh;
  695. uint8_t *rx_tlv_hdr = qdf_nbuf_data(mpdu);
  696. uint8_t *rx_pkt_hdr = hal_rx_pkt_hdr_get(rx_tlv_hdr);
  697. wh = (struct ieee80211_frame *)rx_pkt_hdr;
  698. if (!DP_FRAME_IS_DATA(wh)) {
  699. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  700. "only for data frames");
  701. goto free;
  702. }
  703. if (qdf_nbuf_len(mpdu) < sizeof(struct ieee80211_frame)) {
  704. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  705. "Invalid nbuf length");
  706. goto free;
  707. }
  708. /* reset the head and tail pointers */
  709. for (i = 0; i < MAX_PDEV_CNT; i++) {
  710. pdev = soc->pdev_list[i];
  711. if (!pdev) {
  712. QDF_TRACE(QDF_MODULE_ID_DP,
  713. QDF_TRACE_LEVEL_ERROR,
  714. "PDEV not found");
  715. continue;
  716. }
  717. pdev->invalid_peer_head_msdu = NULL;
  718. pdev->invalid_peer_tail_msdu = NULL;
  719. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  720. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  721. if (qdf_mem_cmp(wh->i_addr1, vdev->mac_addr.raw,
  722. DP_MAC_ADDR_LEN) == 0) {
  723. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  724. goto out;
  725. }
  726. }
  727. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  728. }
  729. if (NULL == vdev) {
  730. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  731. "VDEV not found");
  732. goto free;
  733. }
  734. out:
  735. if (soc->cdp_soc.ol_ops->rx_invalid_peer)
  736. soc->cdp_soc.ol_ops->rx_invalid_peer(vdev->vdev_id, wh);
  737. free:
  738. /* Drop and free packet */
  739. curr_nbuf = mpdu;
  740. while (curr_nbuf) {
  741. next_nbuf = qdf_nbuf_next(curr_nbuf);
  742. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  743. qdf_nbuf_len(curr_nbuf));
  744. qdf_nbuf_free(curr_nbuf);
  745. curr_nbuf = next_nbuf;
  746. }
  747. return 0;
  748. }
  749. void dp_rx_process_invalid_peer_wrapper(struct dp_soc *soc,
  750. qdf_nbuf_t mpdu, bool mpdu_done)
  751. {
  752. /* Process the nbuf */
  753. dp_rx_process_invalid_peer(soc, mpdu);
  754. }
  755. #endif
  756. #if defined(FEATURE_LRO)
  757. static void dp_rx_print_lro_info(uint8_t *rx_tlv)
  758. {
  759. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  760. FL("----------------------RX DESC LRO----------------------"));
  761. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  762. FL("lro_eligible 0x%x"), HAL_RX_TLV_GET_LRO_ELIGIBLE(rx_tlv));
  763. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  764. FL("pure_ack 0x%x"), HAL_RX_TLV_GET_TCP_PURE_ACK(rx_tlv));
  765. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  766. FL("chksum 0x%x"), HAL_RX_TLV_GET_TCP_CHKSUM(rx_tlv));
  767. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  768. FL("TCP seq num 0x%x"), HAL_RX_TLV_GET_TCP_SEQ(rx_tlv));
  769. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  770. FL("TCP ack num 0x%x"), HAL_RX_TLV_GET_TCP_ACK(rx_tlv));
  771. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  772. FL("TCP window 0x%x"), HAL_RX_TLV_GET_TCP_WIN(rx_tlv));
  773. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  774. FL("TCP protocol 0x%x"), HAL_RX_TLV_GET_TCP_PROTO(rx_tlv));
  775. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  776. FL("TCP offset 0x%x"), HAL_RX_TLV_GET_TCP_OFFSET(rx_tlv));
  777. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  778. FL("toeplitz 0x%x"), HAL_RX_TLV_GET_FLOW_ID_TOEPLITZ(rx_tlv));
  779. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  780. FL("---------------------------------------------------------"));
  781. }
  782. /**
  783. * dp_rx_lro() - LRO related processing
  784. * @rx_tlv: TLV data extracted from the rx packet
  785. * @peer: destination peer of the msdu
  786. * @msdu: network buffer
  787. * @ctx: LRO context
  788. *
  789. * This function performs the LRO related processing of the msdu
  790. *
  791. * Return: true: LRO enabled false: LRO is not enabled
  792. */
  793. static void dp_rx_lro(uint8_t *rx_tlv, struct dp_peer *peer,
  794. qdf_nbuf_t msdu, qdf_lro_ctx_t ctx)
  795. {
  796. if (!peer || !peer->vdev || !peer->vdev->lro_enable) {
  797. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  798. FL("no peer, no vdev or LRO disabled"));
  799. QDF_NBUF_CB_RX_LRO_ELIGIBLE(msdu) = 0;
  800. return;
  801. }
  802. qdf_assert(rx_tlv);
  803. dp_rx_print_lro_info(rx_tlv);
  804. QDF_NBUF_CB_RX_LRO_ELIGIBLE(msdu) =
  805. HAL_RX_TLV_GET_LRO_ELIGIBLE(rx_tlv);
  806. QDF_NBUF_CB_RX_TCP_PURE_ACK(msdu) =
  807. HAL_RX_TLV_GET_TCP_PURE_ACK(rx_tlv);
  808. QDF_NBUF_CB_RX_TCP_CHKSUM(msdu) =
  809. HAL_RX_TLV_GET_TCP_CHKSUM(rx_tlv);
  810. QDF_NBUF_CB_RX_TCP_SEQ_NUM(msdu) =
  811. HAL_RX_TLV_GET_TCP_SEQ(rx_tlv);
  812. QDF_NBUF_CB_RX_TCP_ACK_NUM(msdu) =
  813. HAL_RX_TLV_GET_TCP_ACK(rx_tlv);
  814. QDF_NBUF_CB_RX_TCP_WIN(msdu) =
  815. HAL_RX_TLV_GET_TCP_WIN(rx_tlv);
  816. QDF_NBUF_CB_RX_TCP_PROTO(msdu) =
  817. HAL_RX_TLV_GET_TCP_PROTO(rx_tlv);
  818. QDF_NBUF_CB_RX_IPV6_PROTO(msdu) =
  819. HAL_RX_TLV_GET_IPV6(rx_tlv);
  820. QDF_NBUF_CB_RX_TCP_OFFSET(msdu) =
  821. HAL_RX_TLV_GET_TCP_OFFSET(rx_tlv);
  822. QDF_NBUF_CB_RX_FLOW_ID(msdu) =
  823. HAL_RX_TLV_GET_FLOW_ID_TOEPLITZ(rx_tlv);
  824. QDF_NBUF_CB_RX_LRO_CTX(msdu) = (unsigned char *)ctx;
  825. }
  826. #else
  827. static void dp_rx_lro(uint8_t *rx_tlv, struct dp_peer *peer,
  828. qdf_nbuf_t msdu, qdf_lro_ctx_t ctx)
  829. {
  830. }
  831. #endif
  832. /**
  833. * dp_rx_adjust_nbuf_len() - set appropriate msdu length in nbuf.
  834. *
  835. * @nbuf: pointer to msdu.
  836. * @mpdu_len: mpdu length
  837. *
  838. * Return: returns true if nbuf is last msdu of mpdu else retuns false.
  839. */
  840. static inline bool dp_rx_adjust_nbuf_len(qdf_nbuf_t nbuf, uint16_t *mpdu_len)
  841. {
  842. bool last_nbuf;
  843. if (*mpdu_len >= (RX_BUFFER_SIZE - RX_PKT_TLVS_LEN)) {
  844. qdf_nbuf_set_pktlen(nbuf, RX_BUFFER_SIZE);
  845. last_nbuf = false;
  846. } else {
  847. qdf_nbuf_set_pktlen(nbuf, (*mpdu_len + RX_PKT_TLVS_LEN));
  848. last_nbuf = true;
  849. }
  850. *mpdu_len -= (RX_BUFFER_SIZE - RX_PKT_TLVS_LEN);
  851. return last_nbuf;
  852. }
  853. /**
  854. * dp_rx_sg_create() - create a frag_list for MSDUs which are spread across
  855. * multiple nbufs.
  856. * @nbuf: pointer to the first msdu of an amsdu.
  857. * @rx_tlv_hdr: pointer to the start of RX TLV headers.
  858. *
  859. *
  860. * This function implements the creation of RX frag_list for cases
  861. * where an MSDU is spread across multiple nbufs.
  862. *
  863. * Return: returns the head nbuf which contains complete frag_list.
  864. */
  865. qdf_nbuf_t dp_rx_sg_create(qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  866. {
  867. qdf_nbuf_t parent, next, frag_list;
  868. uint16_t frag_list_len = 0;
  869. uint16_t mpdu_len;
  870. bool last_nbuf;
  871. mpdu_len = hal_rx_msdu_start_msdu_len_get(rx_tlv_hdr);
  872. /*
  873. * this is a case where the complete msdu fits in one single nbuf.
  874. * in this case HW sets both start and end bit and we only need to
  875. * reset these bits for RAW mode simulator to decap the pkt
  876. */
  877. if (qdf_nbuf_is_rx_chfrag_start(nbuf) &&
  878. qdf_nbuf_is_rx_chfrag_end(nbuf)) {
  879. qdf_nbuf_set_pktlen(nbuf, mpdu_len + RX_PKT_TLVS_LEN);
  880. qdf_nbuf_pull_head(nbuf, RX_PKT_TLVS_LEN);
  881. return nbuf;
  882. }
  883. /*
  884. * This is a case where we have multiple msdus (A-MSDU) spread across
  885. * multiple nbufs. here we create a fraglist out of these nbufs.
  886. *
  887. * the moment we encounter a nbuf with continuation bit set we
  888. * know for sure we have an MSDU which is spread across multiple
  889. * nbufs. We loop through and reap nbufs till we reach last nbuf.
  890. */
  891. parent = nbuf;
  892. frag_list = nbuf->next;
  893. nbuf = nbuf->next;
  894. /*
  895. * set the start bit in the first nbuf we encounter with continuation
  896. * bit set. This has the proper mpdu length set as it is the first
  897. * msdu of the mpdu. this becomes the parent nbuf and the subsequent
  898. * nbufs will form the frag_list of the parent nbuf.
  899. */
  900. qdf_nbuf_set_rx_chfrag_start(parent, 1);
  901. last_nbuf = dp_rx_adjust_nbuf_len(parent, &mpdu_len);
  902. /*
  903. * this is where we set the length of the fragments which are
  904. * associated to the parent nbuf. We iterate through the frag_list
  905. * till we hit the last_nbuf of the list.
  906. */
  907. do {
  908. last_nbuf = dp_rx_adjust_nbuf_len(nbuf, &mpdu_len);
  909. qdf_nbuf_pull_head(nbuf, RX_PKT_TLVS_LEN);
  910. frag_list_len += qdf_nbuf_len(nbuf);
  911. if (last_nbuf) {
  912. next = nbuf->next;
  913. nbuf->next = NULL;
  914. break;
  915. }
  916. nbuf = nbuf->next;
  917. } while (!last_nbuf);
  918. qdf_nbuf_set_rx_chfrag_start(nbuf, 0);
  919. qdf_nbuf_append_ext_list(parent, frag_list, frag_list_len);
  920. parent->next = next;
  921. qdf_nbuf_pull_head(parent, RX_PKT_TLVS_LEN);
  922. return parent;
  923. }
  924. static inline void dp_rx_deliver_to_stack(struct dp_vdev *vdev,
  925. struct dp_peer *peer,
  926. qdf_nbuf_t nbuf_head,
  927. qdf_nbuf_t nbuf_tail)
  928. {
  929. /*
  930. * highly unlikely to have a vdev without a registered rx
  931. * callback function. if so let us free the nbuf_list.
  932. */
  933. if (qdf_unlikely(!vdev->osif_rx)) {
  934. qdf_nbuf_t nbuf;
  935. do {
  936. nbuf = nbuf_head;
  937. nbuf_head = nbuf_head->next;
  938. qdf_nbuf_free(nbuf);
  939. } while (nbuf_head);
  940. return;
  941. }
  942. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw) ||
  943. (vdev->rx_decap_type == htt_cmn_pkt_type_native_wifi)) {
  944. vdev->osif_rsim_rx_decap(vdev->osif_vdev, &nbuf_head,
  945. &nbuf_tail, (struct cdp_peer *) peer);
  946. }
  947. vdev->osif_rx(vdev->osif_vdev, nbuf_head);
  948. }
  949. /**
  950. * dp_rx_cksum_offload() - set the nbuf checksum as defined by hardware.
  951. * @nbuf: pointer to the first msdu of an amsdu.
  952. * @rx_tlv_hdr: pointer to the start of RX TLV headers.
  953. *
  954. * The ipsumed field of the skb is set based on whether HW validated the
  955. * IP/TCP/UDP checksum.
  956. *
  957. * Return: void
  958. */
  959. static inline void dp_rx_cksum_offload(struct dp_pdev *pdev,
  960. qdf_nbuf_t nbuf,
  961. uint8_t *rx_tlv_hdr)
  962. {
  963. qdf_nbuf_rx_cksum_t cksum = {0};
  964. bool ip_csum_err = hal_rx_attn_ip_cksum_fail_get(rx_tlv_hdr);
  965. bool tcp_udp_csum_er = hal_rx_attn_tcp_udp_cksum_fail_get(rx_tlv_hdr);
  966. if (qdf_likely(!ip_csum_err && !tcp_udp_csum_er)) {
  967. cksum.l4_result = QDF_NBUF_RX_CKSUM_TCP_UDP_UNNECESSARY;
  968. qdf_nbuf_set_rx_cksum(nbuf, &cksum);
  969. } else {
  970. DP_STATS_INCC(pdev, err.ip_csum_err, 1, ip_csum_err);
  971. DP_STATS_INCC(pdev, err.tcp_udp_csum_err, 1, tcp_udp_csum_er);
  972. }
  973. }
  974. /**
  975. * dp_rx_msdu_stats_update() - update per msdu stats.
  976. * @soc: core txrx main context
  977. * @nbuf: pointer to the first msdu of an amsdu.
  978. * @rx_tlv_hdr: pointer to the start of RX TLV headers.
  979. * @peer: pointer to the peer object.
  980. * @ring_id: reo dest ring number on which pkt is reaped.
  981. *
  982. * update all the per msdu stats for that nbuf.
  983. * Return: void
  984. */
  985. static void dp_rx_msdu_stats_update(struct dp_soc *soc,
  986. qdf_nbuf_t nbuf,
  987. uint8_t *rx_tlv_hdr,
  988. struct dp_peer *peer,
  989. uint8_t ring_id)
  990. {
  991. bool is_ampdu, is_not_amsdu;
  992. uint16_t peer_id;
  993. uint32_t sgi, mcs, tid, nss, bw, reception_type, pkt_type;
  994. struct dp_vdev *vdev = peer->vdev;
  995. struct ether_header *eh;
  996. uint16_t msdu_len = qdf_nbuf_len(nbuf);
  997. peer_id = DP_PEER_METADATA_PEER_ID_GET(
  998. hal_rx_mpdu_peer_meta_data_get(rx_tlv_hdr));
  999. is_not_amsdu = qdf_nbuf_is_rx_chfrag_start(nbuf) &
  1000. qdf_nbuf_is_rx_chfrag_end(nbuf);
  1001. DP_STATS_INC_PKT(peer, rx.rcvd_reo[ring_id], 1, msdu_len);
  1002. DP_STATS_INCC(peer, rx.non_amsdu_cnt, 1, is_not_amsdu);
  1003. DP_STATS_INCC(peer, rx.amsdu_cnt, 1, !is_not_amsdu);
  1004. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr) &&
  1005. (vdev->rx_decap_type == htt_cmn_pkt_type_ethernet))) {
  1006. eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  1007. DP_STATS_INC_PKT(peer, rx.multicast, 1, msdu_len);
  1008. if (IEEE80211_IS_BROADCAST(eh->ether_dhost)) {
  1009. DP_STATS_INC_PKT(peer, rx.bcast, 1, msdu_len);
  1010. }
  1011. }
  1012. /*
  1013. * currently we can return from here as we have similar stats
  1014. * updated at per ppdu level instead of msdu level
  1015. */
  1016. if (!soc->process_rx_status)
  1017. return;
  1018. is_ampdu = hal_rx_mpdu_info_ampdu_flag_get(rx_tlv_hdr);
  1019. DP_STATS_INCC(peer, rx.ampdu_cnt, 1, is_ampdu);
  1020. DP_STATS_INCC(peer, rx.non_ampdu_cnt, 1, !(is_ampdu));
  1021. sgi = hal_rx_msdu_start_sgi_get(rx_tlv_hdr);
  1022. mcs = hal_rx_msdu_start_rate_mcs_get(rx_tlv_hdr);
  1023. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc, rx_tlv_hdr);
  1024. bw = hal_rx_msdu_start_bw_get(rx_tlv_hdr);
  1025. reception_type = hal_rx_msdu_start_reception_type_get(soc->hal_soc,
  1026. rx_tlv_hdr);
  1027. nss = hal_rx_msdu_start_nss_get(soc->hal_soc, rx_tlv_hdr);
  1028. pkt_type = hal_rx_msdu_start_get_pkt_type(rx_tlv_hdr);
  1029. /* Save tid to skb->priority */
  1030. DP_RX_TID_SAVE(nbuf, tid);
  1031. DP_STATS_INC(peer, rx.bw[bw], 1);
  1032. DP_STATS_INC(peer, rx.nss[nss], 1);
  1033. DP_STATS_INC(peer, rx.sgi_count[sgi], 1);
  1034. DP_STATS_INCC(peer, rx.err.mic_err, 1,
  1035. hal_rx_mpdu_end_mic_err_get(rx_tlv_hdr));
  1036. DP_STATS_INCC(peer, rx.err.decrypt_err, 1,
  1037. hal_rx_mpdu_end_decrypt_err_get(rx_tlv_hdr));
  1038. DP_STATS_INC(peer, rx.wme_ac_type[TID_TO_WME_AC(tid)], 1);
  1039. DP_STATS_INC(peer, rx.reception_type[reception_type], 1);
  1040. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  1041. ((mcs >= MAX_MCS_11A) && (pkt_type == DOT11_A)));
  1042. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].mcs_count[mcs], 1,
  1043. ((mcs <= MAX_MCS_11A) && (pkt_type == DOT11_A)));
  1044. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  1045. ((mcs >= MAX_MCS_11B) && (pkt_type == DOT11_B)));
  1046. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].mcs_count[mcs], 1,
  1047. ((mcs <= MAX_MCS_11B) && (pkt_type == DOT11_B)));
  1048. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  1049. ((mcs >= MAX_MCS_11A) && (pkt_type == DOT11_N)));
  1050. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].mcs_count[mcs], 1,
  1051. ((mcs <= MAX_MCS_11A) && (pkt_type == DOT11_N)));
  1052. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  1053. ((mcs >= MAX_MCS_11AC) && (pkt_type == DOT11_AC)));
  1054. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].mcs_count[mcs], 1,
  1055. ((mcs <= MAX_MCS_11AC) && (pkt_type == DOT11_AC)));
  1056. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].mcs_count[MAX_MCS - 1], 1,
  1057. ((mcs >= MAX_MCS) && (pkt_type == DOT11_AX)));
  1058. DP_STATS_INCC(peer, rx.pkt_type[pkt_type].mcs_count[mcs], 1,
  1059. ((mcs <= MAX_MCS) && (pkt_type == DOT11_AX)));
  1060. if ((soc->process_rx_status) &&
  1061. hal_rx_attn_first_mpdu_get(rx_tlv_hdr)) {
  1062. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  1063. soc->cdp_soc.ol_ops->update_dp_stats(
  1064. vdev->pdev->ctrl_pdev,
  1065. &peer->stats,
  1066. peer_id,
  1067. UPDATE_PEER_STATS);
  1068. }
  1069. }
  1070. }
  1071. #ifdef WDS_VENDOR_EXTENSION
  1072. int dp_wds_rx_policy_check(
  1073. uint8_t *rx_tlv_hdr,
  1074. struct dp_vdev *vdev,
  1075. struct dp_peer *peer,
  1076. int rx_mcast
  1077. )
  1078. {
  1079. struct dp_peer *bss_peer;
  1080. int fr_ds, to_ds, rx_3addr, rx_4addr;
  1081. int rx_policy_ucast, rx_policy_mcast;
  1082. if (vdev->opmode == wlan_op_mode_ap) {
  1083. TAILQ_FOREACH(bss_peer, &vdev->peer_list, peer_list_elem) {
  1084. if (bss_peer->bss_peer) {
  1085. /* if wds policy check is not enabled on this vdev, accept all frames */
  1086. if (!bss_peer->wds_ecm.wds_rx_filter) {
  1087. return 1;
  1088. }
  1089. break;
  1090. }
  1091. }
  1092. rx_policy_ucast = bss_peer->wds_ecm.wds_rx_ucast_4addr;
  1093. rx_policy_mcast = bss_peer->wds_ecm.wds_rx_mcast_4addr;
  1094. } else { /* sta mode */
  1095. if (!peer->wds_ecm.wds_rx_filter) {
  1096. return 1;
  1097. }
  1098. rx_policy_ucast = peer->wds_ecm.wds_rx_ucast_4addr;
  1099. rx_policy_mcast = peer->wds_ecm.wds_rx_mcast_4addr;
  1100. }
  1101. /* ------------------------------------------------
  1102. * self
  1103. * peer- rx rx-
  1104. * wds ucast mcast dir policy accept note
  1105. * ------------------------------------------------
  1106. * 1 1 0 11 x1 1 AP configured to accept ds-to-ds Rx ucast from wds peers, constraint met; so, accept
  1107. * 1 1 0 01 x1 0 AP configured to accept ds-to-ds Rx ucast from wds peers, constraint not met; so, drop
  1108. * 1 1 0 10 x1 0 AP configured to accept ds-to-ds Rx ucast from wds peers, constraint not met; so, drop
  1109. * 1 1 0 00 x1 0 bad frame, won't see it
  1110. * 1 0 1 11 1x 1 AP configured to accept ds-to-ds Rx mcast from wds peers, constraint met; so, accept
  1111. * 1 0 1 01 1x 0 AP configured to accept ds-to-ds Rx mcast from wds peers, constraint not met; so, drop
  1112. * 1 0 1 10 1x 0 AP configured to accept ds-to-ds Rx mcast from wds peers, constraint not met; so, drop
  1113. * 1 0 1 00 1x 0 bad frame, won't see it
  1114. * 1 1 0 11 x0 0 AP configured to accept from-ds Rx ucast from wds peers, constraint not met; so, drop
  1115. * 1 1 0 01 x0 0 AP configured to accept from-ds Rx ucast from wds peers, constraint not met; so, drop
  1116. * 1 1 0 10 x0 1 AP configured to accept from-ds Rx ucast from wds peers, constraint met; so, accept
  1117. * 1 1 0 00 x0 0 bad frame, won't see it
  1118. * 1 0 1 11 0x 0 AP configured to accept from-ds Rx mcast from wds peers, constraint not met; so, drop
  1119. * 1 0 1 01 0x 0 AP configured to accept from-ds Rx mcast from wds peers, constraint not met; so, drop
  1120. * 1 0 1 10 0x 1 AP configured to accept from-ds Rx mcast from wds peers, constraint met; so, accept
  1121. * 1 0 1 00 0x 0 bad frame, won't see it
  1122. *
  1123. * 0 x x 11 xx 0 we only accept td-ds Rx frames from non-wds peers in mode.
  1124. * 0 x x 01 xx 1
  1125. * 0 x x 10 xx 0
  1126. * 0 x x 00 xx 0 bad frame, won't see it
  1127. * ------------------------------------------------
  1128. */
  1129. fr_ds = hal_rx_mpdu_get_fr_ds(rx_tlv_hdr);
  1130. to_ds = hal_rx_mpdu_get_to_ds(rx_tlv_hdr);
  1131. rx_3addr = fr_ds ^ to_ds;
  1132. rx_4addr = fr_ds & to_ds;
  1133. if (vdev->opmode == wlan_op_mode_ap) {
  1134. if ((!peer->wds_enabled && rx_3addr && to_ds) ||
  1135. (peer->wds_enabled && !rx_mcast && (rx_4addr == rx_policy_ucast)) ||
  1136. (peer->wds_enabled && rx_mcast && (rx_4addr == rx_policy_mcast))) {
  1137. return 1;
  1138. }
  1139. } else { /* sta mode */
  1140. if ((!rx_mcast && (rx_4addr == rx_policy_ucast)) ||
  1141. (rx_mcast && (rx_4addr == rx_policy_mcast))) {
  1142. return 1;
  1143. }
  1144. }
  1145. return 0;
  1146. }
  1147. #else
  1148. int dp_wds_rx_policy_check(
  1149. uint8_t *rx_tlv_hdr,
  1150. struct dp_vdev *vdev,
  1151. struct dp_peer *peer,
  1152. int rx_mcast
  1153. )
  1154. {
  1155. return 1;
  1156. }
  1157. #endif
  1158. /**
  1159. * dp_rx_process() - Brain of the Rx processing functionality
  1160. * Called from the bottom half (tasklet/NET_RX_SOFTIRQ)
  1161. * @soc: core txrx main context
  1162. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1163. * @reo_ring_num: ring number (0, 1, 2 or 3) of the reo ring.
  1164. * @quota: No. of units (packets) that can be serviced in one shot.
  1165. *
  1166. * This function implements the core of Rx functionality. This is
  1167. * expected to handle only non-error frames.
  1168. *
  1169. * Return: uint32_t: No. of elements processed
  1170. */
  1171. uint32_t dp_rx_process(struct dp_intr *int_ctx, void *hal_ring,
  1172. uint8_t reo_ring_num, uint32_t quota)
  1173. {
  1174. void *hal_soc;
  1175. void *ring_desc;
  1176. struct dp_rx_desc *rx_desc = NULL;
  1177. qdf_nbuf_t nbuf, next;
  1178. union dp_rx_desc_list_elem_t *head[MAX_PDEV_CNT] = { NULL };
  1179. union dp_rx_desc_list_elem_t *tail[MAX_PDEV_CNT] = { NULL };
  1180. uint32_t rx_bufs_used = 0, rx_buf_cookie;
  1181. uint32_t l2_hdr_offset = 0;
  1182. uint16_t msdu_len = 0;
  1183. uint16_t peer_id;
  1184. struct dp_peer *peer = NULL;
  1185. struct dp_vdev *vdev = NULL;
  1186. uint32_t pkt_len = 0;
  1187. struct hal_rx_mpdu_desc_info mpdu_desc_info = { 0 };
  1188. struct hal_rx_msdu_desc_info msdu_desc_info = { 0 };
  1189. enum hal_reo_error_status error;
  1190. uint32_t peer_mdata;
  1191. uint8_t *rx_tlv_hdr;
  1192. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  1193. uint8_t mac_id = 0;
  1194. struct dp_pdev *pdev;
  1195. struct dp_srng *dp_rxdma_srng;
  1196. struct rx_desc_pool *rx_desc_pool;
  1197. struct dp_soc *soc = int_ctx->soc;
  1198. uint8_t ring_id = 0;
  1199. uint8_t core_id = 0;
  1200. qdf_nbuf_t nbuf_head = NULL;
  1201. qdf_nbuf_t nbuf_tail = NULL;
  1202. qdf_nbuf_t deliver_list_head = NULL;
  1203. qdf_nbuf_t deliver_list_tail = NULL;
  1204. DP_HIST_INIT();
  1205. /* Debug -- Remove later */
  1206. qdf_assert(soc && hal_ring);
  1207. hal_soc = soc->hal_soc;
  1208. /* Debug -- Remove later */
  1209. qdf_assert(hal_soc);
  1210. hif_pm_runtime_mark_last_busy(soc->osdev->dev);
  1211. if (qdf_unlikely(hal_srng_access_start(hal_soc, hal_ring))) {
  1212. /*
  1213. * Need API to convert from hal_ring pointer to
  1214. * Ring Type / Ring Id combo
  1215. */
  1216. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  1217. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1218. FL("HAL RING Access Failed -- %pK"), hal_ring);
  1219. hal_srng_access_end(hal_soc, hal_ring);
  1220. goto done;
  1221. }
  1222. /*
  1223. * start reaping the buffers from reo ring and queue
  1224. * them in per vdev queue.
  1225. * Process the received pkts in a different per vdev loop.
  1226. */
  1227. while (qdf_likely(quota)) {
  1228. ring_desc = hal_srng_dst_get_next(hal_soc, hal_ring);
  1229. /*
  1230. * in case HW has updated hp after we cached the hp
  1231. * ring_desc can be NULL even there are entries
  1232. * available in the ring. Update the cached_hp
  1233. * and reap the buffers available to read complete
  1234. * mpdu in one reap
  1235. *
  1236. * This is needed for RAW mode we have to read all
  1237. * msdus corresponding to amsdu in one reap to create
  1238. * SG list properly but due to mismatch in cached_hp
  1239. * and actual hp sometimes we are unable to read
  1240. * complete mpdu in one reap.
  1241. */
  1242. if (qdf_unlikely(!ring_desc)) {
  1243. hal_srng_access_start_unlocked(hal_soc, hal_ring);
  1244. ring_desc = hal_srng_dst_get_next(hal_soc, hal_ring);
  1245. if (!ring_desc)
  1246. break;
  1247. DP_STATS_INC(soc, rx.hp_oos, 1);
  1248. }
  1249. error = HAL_RX_ERROR_STATUS_GET(ring_desc);
  1250. ring_id = hal_srng_ring_id_get(hal_ring);
  1251. if (qdf_unlikely(error == HAL_REO_ERROR_DETECTED)) {
  1252. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1253. FL("HAL RING 0x%pK:error %d"), hal_ring, error);
  1254. DP_STATS_INC(soc, rx.err.hal_reo_error[ring_id], 1);
  1255. /* Don't know how to deal with this -- assert */
  1256. qdf_assert(0);
  1257. }
  1258. rx_buf_cookie = HAL_RX_REO_BUF_COOKIE_GET(ring_desc);
  1259. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, rx_buf_cookie);
  1260. qdf_assert(rx_desc);
  1261. rx_bufs_reaped[rx_desc->pool_id]++;
  1262. /* TODO */
  1263. /*
  1264. * Need a separate API for unmapping based on
  1265. * phyiscal address
  1266. */
  1267. qdf_nbuf_unmap_single(soc->osdev, rx_desc->nbuf,
  1268. QDF_DMA_BIDIRECTIONAL);
  1269. core_id = smp_processor_id();
  1270. DP_STATS_INC(soc, rx.ring_packets[core_id][ring_id], 1);
  1271. /* Get MPDU DESC info */
  1272. hal_rx_mpdu_desc_info_get(ring_desc, &mpdu_desc_info);
  1273. hal_rx_mpdu_peer_meta_data_set(qdf_nbuf_data(rx_desc->nbuf),
  1274. mpdu_desc_info.peer_meta_data);
  1275. /* Get MSDU DESC info */
  1276. hal_rx_msdu_desc_info_get(ring_desc, &msdu_desc_info);
  1277. /*
  1278. * save msdu flags first, last and continuation msdu in
  1279. * nbuf->cb
  1280. */
  1281. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_FIRST_MSDU_IN_MPDU)
  1282. qdf_nbuf_set_rx_chfrag_start(rx_desc->nbuf, 1);
  1283. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_MSDU_CONTINUATION)
  1284. qdf_nbuf_set_rx_chfrag_cont(rx_desc->nbuf, 1);
  1285. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_LAST_MSDU_IN_MPDU)
  1286. qdf_nbuf_set_rx_chfrag_end(rx_desc->nbuf, 1);
  1287. QDF_NBUF_CB_RX_CTX_ID(rx_desc->nbuf) = reo_ring_num;
  1288. DP_RX_LIST_APPEND(nbuf_head, nbuf_tail, rx_desc->nbuf);
  1289. /*
  1290. * if continuation bit is set then we have MSDU spread
  1291. * across multiple buffers, let us not decrement quota
  1292. * till we reap all buffers of that MSDU.
  1293. */
  1294. if (qdf_likely(!qdf_nbuf_is_rx_chfrag_cont(rx_desc->nbuf)))
  1295. quota -= 1;
  1296. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  1297. &tail[rx_desc->pool_id],
  1298. rx_desc);
  1299. }
  1300. done:
  1301. hal_srng_access_end(hal_soc, hal_ring);
  1302. if (nbuf_tail)
  1303. QDF_NBUF_CB_RX_FLUSH_IND(nbuf_tail) = 1;
  1304. /* Update histogram statistics by looping through pdev's */
  1305. DP_RX_HIST_STATS_PER_PDEV();
  1306. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  1307. /*
  1308. * continue with next mac_id if no pkts were reaped
  1309. * from that pool
  1310. */
  1311. if (!rx_bufs_reaped[mac_id])
  1312. continue;
  1313. pdev = soc->pdev_list[mac_id];
  1314. dp_rxdma_srng = &pdev->rx_refill_buf_ring;
  1315. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  1316. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  1317. rx_desc_pool, rx_bufs_reaped[mac_id],
  1318. &head[mac_id], &tail[mac_id]);
  1319. }
  1320. /* Peer can be NULL is case of LFR */
  1321. if (qdf_likely(peer != NULL))
  1322. vdev = NULL;
  1323. /*
  1324. * BIG loop where each nbuf is dequeued from global queue,
  1325. * processed and queued back on a per vdev basis. These nbufs
  1326. * are sent to stack as and when we run out of nbufs
  1327. * or a new nbuf dequeued from global queue has a different
  1328. * vdev when compared to previous nbuf.
  1329. */
  1330. nbuf = nbuf_head;
  1331. while (nbuf) {
  1332. next = nbuf->next;
  1333. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  1334. /*
  1335. * Check if DMA completed -- msdu_done is the last bit
  1336. * to be written
  1337. */
  1338. if (qdf_unlikely(!hal_rx_attn_msdu_done_get(rx_tlv_hdr))) {
  1339. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1340. FL("MSDU DONE failure"));
  1341. hal_rx_dump_pkt_tlvs(hal_soc, rx_tlv_hdr,
  1342. QDF_TRACE_LEVEL_INFO);
  1343. qdf_assert(0);
  1344. }
  1345. peer_mdata = hal_rx_mpdu_peer_meta_data_get(rx_tlv_hdr);
  1346. peer_id = DP_PEER_METADATA_PEER_ID_GET(peer_mdata);
  1347. peer = dp_peer_find_by_id(soc, peer_id);
  1348. if (peer) {
  1349. QDF_NBUF_CB_DP_TRACE_PRINT(nbuf) = false;
  1350. qdf_dp_trace_set_track(nbuf, QDF_RX);
  1351. QDF_NBUF_CB_RX_DP_TRACE(nbuf) = 1;
  1352. QDF_NBUF_CB_RX_PACKET_TRACK(nbuf) =
  1353. QDF_NBUF_RX_PKT_DATA_TRACK;
  1354. }
  1355. rx_bufs_used++;
  1356. if (deliver_list_head && peer && (vdev != peer->vdev)) {
  1357. dp_rx_deliver_to_stack(vdev, peer, deliver_list_head,
  1358. deliver_list_tail);
  1359. deliver_list_head = NULL;
  1360. deliver_list_tail = NULL;
  1361. }
  1362. if (qdf_likely(peer != NULL)) {
  1363. vdev = peer->vdev;
  1364. } else {
  1365. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1366. qdf_nbuf_len(nbuf));
  1367. qdf_nbuf_free(nbuf);
  1368. nbuf = next;
  1369. continue;
  1370. }
  1371. if (qdf_unlikely(vdev == NULL)) {
  1372. qdf_nbuf_free(nbuf);
  1373. nbuf = next;
  1374. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1375. dp_peer_unref_del_find_by_id(peer);
  1376. continue;
  1377. }
  1378. DP_HIST_PACKET_COUNT_INC(vdev->pdev->pdev_id);
  1379. /*
  1380. * First IF condition:
  1381. * 802.11 Fragmented pkts are reinjected to REO
  1382. * HW block as SG pkts and for these pkts we only
  1383. * need to pull the RX TLVS header length.
  1384. * Second IF condition:
  1385. * The below condition happens when an MSDU is spread
  1386. * across multiple buffers. This can happen in two cases
  1387. * 1. The nbuf size is smaller then the received msdu.
  1388. * ex: we have set the nbuf size to 2048 during
  1389. * nbuf_alloc. but we received an msdu which is
  1390. * 2304 bytes in size then this msdu is spread
  1391. * across 2 nbufs.
  1392. *
  1393. * 2. AMSDUs when RAW mode is enabled.
  1394. * ex: 1st MSDU is in 1st nbuf and 2nd MSDU is spread
  1395. * across 1st nbuf and 2nd nbuf and last MSDU is
  1396. * spread across 2nd nbuf and 3rd nbuf.
  1397. *
  1398. * for these scenarios let us create a skb frag_list and
  1399. * append these buffers till the last MSDU of the AMSDU
  1400. * Third condition:
  1401. * This is the most likely case, we receive 802.3 pkts
  1402. * decapsulated by HW, here we need to set the pkt length.
  1403. */
  1404. if (qdf_unlikely(qdf_nbuf_get_ext_list(nbuf)))
  1405. qdf_nbuf_pull_head(nbuf, RX_PKT_TLVS_LEN);
  1406. else if (qdf_unlikely(vdev->rx_decap_type ==
  1407. htt_cmn_pkt_type_raw)) {
  1408. msdu_len = hal_rx_msdu_start_msdu_len_get(rx_tlv_hdr);
  1409. nbuf = dp_rx_sg_create(nbuf, rx_tlv_hdr);
  1410. DP_STATS_INC(vdev->pdev, rx_raw_pkts, 1);
  1411. DP_STATS_INC_PKT(peer, rx.raw, 1,
  1412. msdu_len);
  1413. next = nbuf->next;
  1414. } else {
  1415. l2_hdr_offset =
  1416. hal_rx_msdu_end_l3_hdr_padding_get(rx_tlv_hdr);
  1417. msdu_len = hal_rx_msdu_start_msdu_len_get(rx_tlv_hdr);
  1418. pkt_len = msdu_len + l2_hdr_offset + RX_PKT_TLVS_LEN;
  1419. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  1420. qdf_nbuf_pull_head(nbuf,
  1421. RX_PKT_TLVS_LEN +
  1422. l2_hdr_offset);
  1423. }
  1424. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, peer,
  1425. hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr))) {
  1426. QDF_TRACE(QDF_MODULE_ID_DP,
  1427. QDF_TRACE_LEVEL_ERROR,
  1428. FL("Policy Check Drop pkt"));
  1429. /* Drop & free packet */
  1430. qdf_nbuf_free(nbuf);
  1431. /* Statistics */
  1432. nbuf = next;
  1433. dp_peer_unref_del_find_by_id(peer);
  1434. continue;
  1435. }
  1436. if (qdf_unlikely(peer && peer->bss_peer)) {
  1437. QDF_TRACE(QDF_MODULE_ID_DP,
  1438. QDF_TRACE_LEVEL_ERROR,
  1439. FL("received pkt with same src MAC"));
  1440. DP_STATS_INC_PKT(peer, rx.mec_drop, 1, msdu_len);
  1441. /* Drop & free packet */
  1442. qdf_nbuf_free(nbuf);
  1443. /* Statistics */
  1444. nbuf = next;
  1445. dp_peer_unref_del_find_by_id(peer);
  1446. continue;
  1447. }
  1448. if (qdf_unlikely(peer && (peer->nawds_enabled == true) &&
  1449. (hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr)) &&
  1450. (hal_rx_get_mpdu_mac_ad4_valid(rx_tlv_hdr) == false))) {
  1451. DP_STATS_INC(peer, rx.nawds_mcast_drop, 1);
  1452. qdf_nbuf_free(nbuf);
  1453. nbuf = next;
  1454. dp_peer_unref_del_find_by_id(peer);
  1455. continue;
  1456. }
  1457. dp_rx_cksum_offload(vdev->pdev, nbuf, rx_tlv_hdr);
  1458. dp_set_rx_queue(nbuf, ring_id);
  1459. /*
  1460. * HW structures call this L3 header padding --
  1461. * even though this is actually the offset from
  1462. * the buffer beginning where the L2 header
  1463. * begins.
  1464. */
  1465. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1466. FL("rxhash: flow id toeplitz: 0x%x"),
  1467. hal_rx_msdu_start_toeplitz_get(rx_tlv_hdr));
  1468. dp_rx_msdu_stats_update(soc, nbuf, rx_tlv_hdr, peer, ring_id);
  1469. if (qdf_unlikely(vdev->mesh_vdev)) {
  1470. if (dp_rx_filter_mesh_packets(vdev, nbuf,
  1471. rx_tlv_hdr)
  1472. == QDF_STATUS_SUCCESS) {
  1473. QDF_TRACE(QDF_MODULE_ID_DP,
  1474. QDF_TRACE_LEVEL_INFO_MED,
  1475. FL("mesh pkt filtered"));
  1476. DP_STATS_INC(vdev->pdev, dropped.mesh_filter,
  1477. 1);
  1478. qdf_nbuf_free(nbuf);
  1479. nbuf = next;
  1480. dp_peer_unref_del_find_by_id(peer);
  1481. continue;
  1482. }
  1483. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr, peer);
  1484. }
  1485. #ifdef QCA_WIFI_NAPIER_EMULATION_DBG /* Debug code, remove later */
  1486. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1487. "p_id %d msdu_len %d hdr_off %d",
  1488. peer_id, msdu_len, l2_hdr_offset);
  1489. print_hex_dump(KERN_ERR,
  1490. "\t Pkt Data:", DUMP_PREFIX_NONE, 32, 4,
  1491. qdf_nbuf_data(nbuf), 128, false);
  1492. #endif /* NAPIER_EMULATION */
  1493. if (qdf_likely(vdev->rx_decap_type ==
  1494. htt_cmn_pkt_type_ethernet) &&
  1495. qdf_likely(!vdev->mesh_vdev)) {
  1496. /* WDS Source Port Learning */
  1497. if (vdev->wds_enabled) {
  1498. dp_rx_da_learn(soc, rx_tlv_hdr, peer, nbuf);
  1499. dp_rx_wds_srcport_learn(soc, rx_tlv_hdr,
  1500. peer, nbuf);
  1501. }
  1502. /* Intrabss-fwd */
  1503. if (dp_rx_check_ap_bridge(vdev))
  1504. if (dp_rx_intrabss_fwd(soc,
  1505. peer,
  1506. rx_tlv_hdr,
  1507. nbuf)) {
  1508. nbuf = next;
  1509. dp_peer_unref_del_find_by_id(peer);
  1510. continue; /* Get next desc */
  1511. }
  1512. }
  1513. dp_rx_lro(rx_tlv_hdr, peer, nbuf, int_ctx->lro_ctx);
  1514. qdf_nbuf_cb_update_peer_local_id(nbuf, peer->local_id);
  1515. DP_RX_LIST_APPEND(deliver_list_head,
  1516. deliver_list_tail,
  1517. nbuf);
  1518. DP_STATS_INC_PKT(peer, rx.to_stack, 1,
  1519. qdf_nbuf_len(nbuf));
  1520. nbuf = next;
  1521. dp_peer_unref_del_find_by_id(peer);
  1522. }
  1523. if (deliver_list_head)
  1524. dp_rx_deliver_to_stack(vdev, peer, deliver_list_head,
  1525. deliver_list_tail);
  1526. return rx_bufs_used; /* Assume no scale factor for now */
  1527. }
  1528. /**
  1529. * dp_rx_detach() - detach dp rx
  1530. * @pdev: core txrx pdev context
  1531. *
  1532. * This function will detach DP RX into main device context
  1533. * will free DP Rx resources.
  1534. *
  1535. * Return: void
  1536. */
  1537. void
  1538. dp_rx_pdev_detach(struct dp_pdev *pdev)
  1539. {
  1540. uint8_t pdev_id = pdev->pdev_id;
  1541. struct dp_soc *soc = pdev->soc;
  1542. struct rx_desc_pool *rx_desc_pool;
  1543. rx_desc_pool = &soc->rx_desc_buf[pdev_id];
  1544. if (rx_desc_pool->pool_size != 0) {
  1545. dp_rx_desc_pool_free(soc, pdev_id, rx_desc_pool);
  1546. }
  1547. return;
  1548. }
  1549. /**
  1550. * dp_rx_attach() - attach DP RX
  1551. * @pdev: core txrx pdev context
  1552. *
  1553. * This function will attach a DP RX instance into the main
  1554. * device (SOC) context. Will allocate dp rx resource and
  1555. * initialize resources.
  1556. *
  1557. * Return: QDF_STATUS_SUCCESS: success
  1558. * QDF_STATUS_E_RESOURCES: Error return
  1559. */
  1560. QDF_STATUS
  1561. dp_rx_pdev_attach(struct dp_pdev *pdev)
  1562. {
  1563. uint8_t pdev_id = pdev->pdev_id;
  1564. struct dp_soc *soc = pdev->soc;
  1565. struct dp_srng rxdma_srng;
  1566. uint32_t rxdma_entries;
  1567. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1568. union dp_rx_desc_list_elem_t *tail = NULL;
  1569. struct dp_srng *dp_rxdma_srng;
  1570. struct rx_desc_pool *rx_desc_pool;
  1571. if (wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx)) {
  1572. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1573. "nss-wifi<4> skip Rx refil %d", pdev_id);
  1574. return QDF_STATUS_SUCCESS;
  1575. }
  1576. pdev = soc->pdev_list[pdev_id];
  1577. rxdma_srng = pdev->rx_refill_buf_ring;
  1578. soc->process_rx_status = CONFIG_PROCESS_RX_STATUS;
  1579. rxdma_entries = rxdma_srng.alloc_size/hal_srng_get_entrysize(
  1580. soc->hal_soc, RXDMA_BUF);
  1581. rx_desc_pool = &soc->rx_desc_buf[pdev_id];
  1582. dp_rx_desc_pool_alloc(soc, pdev_id, rxdma_entries*3, rx_desc_pool);
  1583. rx_desc_pool->owner = DP_WBM2SW_RBM;
  1584. /* For Rx buffers, WBM release ring is SW RING 3,for all pdev's */
  1585. dp_rxdma_srng = &pdev->rx_refill_buf_ring;
  1586. dp_rx_buffers_replenish(soc, pdev_id, dp_rxdma_srng, rx_desc_pool,
  1587. 0, &desc_list, &tail);
  1588. return QDF_STATUS_SUCCESS;
  1589. }
  1590. /*
  1591. * dp_rx_nbuf_prepare() - prepare RX nbuf
  1592. * @soc: core txrx main context
  1593. * @pdev: core txrx pdev context
  1594. *
  1595. * This function alloc & map nbuf for RX dma usage, retry it if failed
  1596. * until retry times reaches max threshold or succeeded.
  1597. *
  1598. * Return: qdf_nbuf_t pointer if succeeded, NULL if failed.
  1599. */
  1600. qdf_nbuf_t
  1601. dp_rx_nbuf_prepare(struct dp_soc *soc, struct dp_pdev *pdev)
  1602. {
  1603. uint8_t *buf;
  1604. int32_t nbuf_retry_count;
  1605. QDF_STATUS ret;
  1606. qdf_nbuf_t nbuf = NULL;
  1607. for (nbuf_retry_count = 0; nbuf_retry_count <
  1608. QDF_NBUF_ALLOC_MAP_RETRY_THRESHOLD;
  1609. nbuf_retry_count++) {
  1610. /* Allocate a new skb */
  1611. nbuf = qdf_nbuf_alloc(soc->osdev,
  1612. RX_BUFFER_SIZE,
  1613. RX_BUFFER_RESERVATION,
  1614. RX_BUFFER_ALIGNMENT,
  1615. FALSE);
  1616. if (nbuf == NULL) {
  1617. DP_STATS_INC(pdev,
  1618. replenish.nbuf_alloc_fail, 1);
  1619. continue;
  1620. }
  1621. buf = qdf_nbuf_data(nbuf);
  1622. memset(buf, 0, RX_BUFFER_SIZE);
  1623. ret = qdf_nbuf_map_single(soc->osdev, nbuf,
  1624. QDF_DMA_BIDIRECTIONAL);
  1625. /* nbuf map failed */
  1626. if (qdf_unlikely(QDF_IS_STATUS_ERROR(ret))) {
  1627. qdf_nbuf_free(nbuf);
  1628. DP_STATS_INC(pdev, replenish.map_err, 1);
  1629. continue;
  1630. }
  1631. /* qdf_nbuf alloc and map succeeded */
  1632. break;
  1633. }
  1634. /* qdf_nbuf still alloc or map failed */
  1635. if (qdf_unlikely(nbuf_retry_count >=
  1636. QDF_NBUF_ALLOC_MAP_RETRY_THRESHOLD))
  1637. return NULL;
  1638. return nbuf;
  1639. }