872c22a405
Added QCA5424 target header files based on E2R38 under QCA5424 to make fw-api project compatible to host. Update the CE base address for QCA5424. patch_3: updated the E3R42 hw header files Change-Id: I2c0d42d37faa2082199c8b1f97bac31f1d5ddea5 CRs-Fixed: 3822334
86 lines
2.7 KiB
C
86 lines
2.7 KiB
C
|
|
/*
|
|
* Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
|
|
* SPDX-License-Identifier: ISC
|
|
*/
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#ifndef _MACTX_L_SIG_B_H_
|
|
#define _MACTX_L_SIG_B_H_
|
|
#if !defined(__ASSEMBLER__)
|
|
#endif
|
|
|
|
#include "l_sig_b_info.h"
|
|
#define NUM_OF_DWORDS_MACTX_L_SIG_B 2
|
|
|
|
#define NUM_OF_QWORDS_MACTX_L_SIG_B 1
|
|
|
|
|
|
struct mactx_l_sig_b {
|
|
#ifndef WIFI_BIT_ORDER_BIG_ENDIAN
|
|
struct l_sig_b_info mactx_l_sig_b_info_details;
|
|
uint32_t tlv64_padding : 32;
|
|
#else
|
|
struct l_sig_b_info mactx_l_sig_b_info_details;
|
|
uint32_t tlv64_padding : 32;
|
|
#endif
|
|
};
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RATE_OFFSET 0x0000000000000000
|
|
#define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RATE_LSB 0
|
|
#define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RATE_MSB 3
|
|
#define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RATE_MASK 0x000000000000000f
|
|
|
|
|
|
|
|
|
|
#define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_LENGTH_OFFSET 0x0000000000000000
|
|
#define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_LENGTH_LSB 4
|
|
#define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_LENGTH_MSB 15
|
|
#define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_LENGTH_MASK 0x000000000000fff0
|
|
|
|
|
|
|
|
|
|
#define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RESERVED_OFFSET 0x0000000000000000
|
|
#define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RESERVED_LSB 16
|
|
#define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RESERVED_MSB 30
|
|
#define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RESERVED_MASK 0x000000007fff0000
|
|
|
|
|
|
|
|
|
|
#define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RX_INTEGRITY_CHECK_PASSED_OFFSET 0x0000000000000000
|
|
#define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RX_INTEGRITY_CHECK_PASSED_LSB 31
|
|
#define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RX_INTEGRITY_CHECK_PASSED_MSB 31
|
|
#define MACTX_L_SIG_B_MACTX_L_SIG_B_INFO_DETAILS_RX_INTEGRITY_CHECK_PASSED_MASK 0x0000000080000000
|
|
|
|
|
|
|
|
|
|
#define MACTX_L_SIG_B_TLV64_PADDING_OFFSET 0x0000000000000000
|
|
#define MACTX_L_SIG_B_TLV64_PADDING_LSB 32
|
|
#define MACTX_L_SIG_B_TLV64_PADDING_MSB 63
|
|
#define MACTX_L_SIG_B_TLV64_PADDING_MASK 0xffffffff00000000
|
|
|
|
|
|
|
|
#endif
|