Files
android_kernel_samsung_sm86…/hif/src/ar6320def.c
Houston Hoffman c3c6bc1e5c qcacmn: Add support for Regtable convergence
Add regtable definitions for chipsets AR6004,AR6320,AR900B,
      AR9888,IPQ4019,QCA9888,QCA9984

Change-Id: Ic018a1396aa36f61ead6d8607feda4711e2a2b07
Acked-by: Venkateswara Swamy Bandaru <vbandaru@codeaurora.org>
CRs-Fixed: 1009050
2016-05-19 17:59:43 -07:00

74 lines
2.5 KiB
C

/*
* Copyright (c) 2013,2016 The Linux Foundation. All rights reserved.
*
* Permission to use, copy, modify, and/or distribute this software for
* any purpose with or without fee is hereby granted, provided that the
* above copyright notice and this permission notice appear in all
* copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
* WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
* AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
* DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
* PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
* TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
* PERFORMANCE OF THIS SOFTWARE.
*/
#if defined(AR6320_HEADERS_DEF)
#define AR6320 1
#define WLAN_HEADERS 1
#include "common_drv.h"
#include "AR6320/hw/apb_map.h"
#include "AR6320/hw/gpio_reg.h"
#include "AR6320/hw/rtc_reg.h"
#include "AR6320/extra/hw/si_reg.h"
#include "AR6320/hw/mbox_reg.h"
#include "AR6320/extra/hw/ce_reg_csr.h"
#include "AR6320/hw/mbox_wlan_host_reg.h"
#include "soc_addrs.h"
#include "AR6320/extra/hw/soc_core_reg.h"
#include "AR6320/hw/pcie_local_reg.h"
#include "AR6320/hw/soc_pcie_reg.h"
#ifndef SYSTEM_SLEEP_OFFSET
#define SYSTEM_SLEEP_OFFSET SOC_SYSTEM_SLEEP_OFFSET
#endif
#ifndef WLAN_SYSTEM_SLEEP_OFFSET
#define WLAN_SYSTEM_SLEEP_OFFSET SOC_SYSTEM_SLEEP_OFFSET
#endif
#ifndef WLAN_RESET_CONTROL_OFFSET
#define WLAN_RESET_CONTROL_OFFSET SOC_RESET_CONTROL_OFFSET
#endif
#ifndef RESET_CONTROL_SI0_RST_MASK
#define RESET_CONTROL_SI0_RST_MASK SOC_RESET_CONTROL_SI0_RST_MASK
#endif
#ifndef SI_BASE_ADDRESS
#define SI_BASE_ADDRESS WLAN_SI_BASE_ADDRESS
#endif
#ifndef PCIE_LOCAL_BASE_ADDRESS
/* TBDXXX: Eventually, this Base Address will be defined in HW header files */
#define PCIE_LOCAL_BASE_ADDRESS 0x80000
#endif
#ifndef RTC_STATE_V_ON
#define RTC_STATE_V_ON 3
#endif
#define MY_TARGET_DEF AR6320_TARGETdef
#define MY_HOST_DEF AR6320_HOSTdef
#define MY_CEREG_DEF AR6320_CE_TARGETdef
#define MY_TARGET_BOARD_DATA_SZ AR6320_BOARD_DATA_SZ
#define MY_TARGET_BOARD_EXT_DATA_SZ AR6320_BOARD_EXT_DATA_SZ
#define DRAM_BASE_ADDRESS TARG_DRAM_START
#include "targetdef.h"
#include "hostdef.h"
#else
#include "common_drv.h"
#include "targetdef.h"
#include "hostdef.h"
struct targetdef_s *AR6320_TARGETdef;
struct hostdef_s *AR6320_HOSTdef;
#endif /* AR6320_HEADERS_DEF */