587685c687
git-subtree-dir: qcom/opensource/securemsm-kernel git-subtree-mainline:46e9caf0d0git-subtree-split:a6005ceed2Change-Id: repo: https://git.codelinaro.org/clo/la/platform/vendor/qcom/opensource/securemsm-kernel tag: LA.VENDOR.14.3.0.r1-17300-lanai.QSSI15.0
225 lines
6.4 KiB
C
225 lines
6.4 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* QTI Crypto Engine driver API
|
|
*
|
|
* Copyright (c) 2010-2021, The Linux Foundation. All rights reserved.
|
|
*/
|
|
|
|
#ifndef __CRYPTO_MSM_QCE_H
|
|
#define __CRYPTO_MSM_QCE_H
|
|
|
|
#include <linux/types.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/crypto.h>
|
|
#include <crypto/skcipher.h>
|
|
|
|
#include <crypto/algapi.h>
|
|
#include <crypto/aes.h>
|
|
#include <crypto/des.h>
|
|
#include <crypto/sha1.h>
|
|
#include <crypto/sha2.h>
|
|
#include <crypto/aead.h>
|
|
#include <crypto/authenc.h>
|
|
#include <crypto/scatterwalk.h>
|
|
|
|
/* SHA digest size in bytes */
|
|
#define SHA256_DIGESTSIZE 32
|
|
#define SHA1_DIGESTSIZE 20
|
|
|
|
#define AES_CE_BLOCK_SIZE 16
|
|
|
|
/* key size in bytes */
|
|
#define HMAC_KEY_SIZE (SHA1_DIGESTSIZE) /* hmac-sha1 */
|
|
#define SHA_HMAC_KEY_SIZE 64
|
|
#define DES_KEY_SIZE 8
|
|
#define TRIPLE_DES_KEY_SIZE 24
|
|
#define AES128_KEY_SIZE 16
|
|
#define AES192_KEY_SIZE 24
|
|
#define AES256_KEY_SIZE 32
|
|
#define MAX_CIPHER_KEY_SIZE AES256_KEY_SIZE
|
|
|
|
/* iv length in bytes */
|
|
#define AES_IV_LENGTH 16
|
|
#define DES_IV_LENGTH 8
|
|
#define MAX_IV_LENGTH AES_IV_LENGTH
|
|
|
|
/* Maximum number of bytes per transfer */
|
|
#define QCE_MAX_OPER_DATA 0xFF00
|
|
|
|
/* Maximum Nonce bytes */
|
|
#define MAX_NONCE 16
|
|
|
|
/* Crypto clock control flags */
|
|
#define QCE_CLK_ENABLE_FIRST 1
|
|
#define QCE_BW_REQUEST_FIRST 2
|
|
#define QCE_CLK_DISABLE_FIRST 3
|
|
#define QCE_BW_REQUEST_RESET_FIRST 4
|
|
|
|
/* default average and peak bw for crypto device */
|
|
#define CRYPTO_AVG_BW 384
|
|
#define CRYPTO_PEAK_BW 384
|
|
|
|
typedef void (*qce_comp_func_ptr_t)(void *areq,
|
|
unsigned char *icv, unsigned char *iv, int ret);
|
|
|
|
/* Cipher algorithms supported */
|
|
enum qce_cipher_alg_enum {
|
|
CIPHER_ALG_DES = 0,
|
|
CIPHER_ALG_3DES = 1,
|
|
CIPHER_ALG_AES = 2,
|
|
CIPHER_ALG_LAST
|
|
};
|
|
|
|
/* Hash and hmac algorithms supported */
|
|
enum qce_hash_alg_enum {
|
|
QCE_HASH_SHA1 = 0,
|
|
QCE_HASH_SHA256 = 1,
|
|
QCE_HASH_SHA1_HMAC = 2,
|
|
QCE_HASH_SHA256_HMAC = 3,
|
|
QCE_HASH_AES_CMAC = 4,
|
|
QCE_HASH_LAST
|
|
};
|
|
|
|
/* Cipher encryption/decryption operations */
|
|
enum qce_cipher_dir_enum {
|
|
QCE_ENCRYPT = 0,
|
|
QCE_DECRYPT = 1,
|
|
QCE_CIPHER_DIR_LAST
|
|
};
|
|
|
|
/* Cipher algorithms modes */
|
|
enum qce_cipher_mode_enum {
|
|
QCE_MODE_CBC = 0,
|
|
QCE_MODE_ECB = 1,
|
|
QCE_MODE_CTR = 2,
|
|
QCE_MODE_XTS = 3,
|
|
QCE_MODE_CCM = 4,
|
|
QCE_CIPHER_MODE_LAST
|
|
};
|
|
|
|
/* Cipher operation type */
|
|
enum qce_req_op_enum {
|
|
QCE_REQ_ABLK_CIPHER = 0,
|
|
QCE_REQ_ABLK_CIPHER_NO_KEY = 1,
|
|
QCE_REQ_AEAD = 2,
|
|
QCE_REQ_LAST
|
|
};
|
|
|
|
/* Offload operation type */
|
|
enum qce_offload_op_enum {
|
|
QCE_OFFLOAD_NONE = 0, /* kernel pipe */
|
|
QCE_OFFLOAD_HLOS_HLOS = 1,
|
|
QCE_OFFLOAD_HLOS_HLOS_1 = 2,
|
|
QCE_OFFLOAD_HLOS_CPB = 3,
|
|
QCE_OFFLOAD_HLOS_CPB_1 = 4,
|
|
QCE_OFFLOAD_CPB_HLOS = 5,
|
|
QCE_OFFLOAD_OPER_LAST
|
|
};
|
|
|
|
/* Algorithms/features supported in CE HW engine */
|
|
struct ce_hw_support {
|
|
bool sha1_hmac_20; /* Supports 20 bytes of HMAC key*/
|
|
bool sha1_hmac; /* supports max HMAC key of 64 bytes*/
|
|
bool sha256_hmac; /* supports max HMAC key of 64 bytes*/
|
|
bool sha_hmac; /* supports SHA1 and SHA256 MAX HMAC key of 64 bytes*/
|
|
bool cmac;
|
|
bool aes_key_192;
|
|
bool aes_xts;
|
|
bool aes_ccm;
|
|
bool ota;
|
|
bool aligned_only;
|
|
bool bam;
|
|
bool is_shared;
|
|
bool hw_key;
|
|
bool use_sw_aes_cbc_ecb_ctr_algo;
|
|
bool use_sw_aead_algo;
|
|
bool use_sw_aes_xts_algo;
|
|
bool use_sw_ahash_algo;
|
|
bool use_sw_hmac_algo;
|
|
bool use_sw_aes_ccm_algo;
|
|
bool clk_mgmt_sus_res;
|
|
bool req_bw_before_clk;
|
|
unsigned int ce_device;
|
|
unsigned int ce_hw_instance;
|
|
unsigned int max_request;
|
|
};
|
|
|
|
/* Sha operation parameters */
|
|
struct qce_sha_req {
|
|
qce_comp_func_ptr_t qce_cb; /* call back */
|
|
enum qce_hash_alg_enum alg; /* sha algorithm */
|
|
unsigned char *digest; /* sha digest */
|
|
struct scatterlist *src; /* pointer to scatter list entry */
|
|
uint32_t auth_data[4]; /* byte count */
|
|
unsigned char *authkey; /* auth key */
|
|
unsigned int authklen; /* auth key length */
|
|
bool first_blk; /* first block indicator */
|
|
bool last_blk; /* last block indicator */
|
|
unsigned int size; /* data length in bytes */
|
|
void *areq;
|
|
unsigned int flags;
|
|
int current_req_info;
|
|
};
|
|
|
|
struct qce_req {
|
|
enum qce_req_op_enum op; /* operation type */
|
|
qce_comp_func_ptr_t qce_cb; /* call back */
|
|
void *areq;
|
|
enum qce_cipher_alg_enum alg; /* cipher algorithms*/
|
|
enum qce_cipher_dir_enum dir; /* encryption? decryption? */
|
|
enum qce_cipher_mode_enum mode; /* algorithm mode */
|
|
enum qce_hash_alg_enum auth_alg;/* authentication algorithm for aead */
|
|
unsigned char *authkey; /* authentication key */
|
|
unsigned int authklen; /* authentication key kength */
|
|
unsigned int authsize; /* authentication key kength */
|
|
unsigned char nonce[MAX_NONCE];/* nonce for ccm mode */
|
|
unsigned char *assoc; /* Ptr to formatted associated data */
|
|
unsigned int assoclen; /* Formatted associated data length */
|
|
struct scatterlist *asg; /* Formatted associated data sg */
|
|
unsigned char *enckey; /* cipher key */
|
|
unsigned int encklen; /* cipher key length */
|
|
unsigned char *iv; /* initialization vector */
|
|
unsigned int ivsize; /* initialization vector size*/
|
|
unsigned int iv_ctr_size; /* iv increment counter size*/
|
|
unsigned int cryptlen; /* data length */
|
|
unsigned int use_pmem; /* is source of data PMEM allocated? */
|
|
struct qcedev_pmem_info *pmem; /* pointer to pmem_info structure*/
|
|
unsigned int flags;
|
|
enum qce_offload_op_enum offload_op; /* Offload usecase */
|
|
bool is_pattern_valid; /* Is pattern setting required */
|
|
unsigned int pattern_info; /* Pattern info for offload operation */
|
|
unsigned int block_offset; /* partial first block for AES CTR */
|
|
bool is_copy_op; /* copy buffers without crypto ops */
|
|
int current_req_info;
|
|
};
|
|
|
|
struct qce_pm_table {
|
|
int (*suspend)(void *handle);
|
|
int (*resume)(void *handle);
|
|
};
|
|
|
|
extern struct qce_pm_table qce_pm_table;
|
|
|
|
struct qce_error {
|
|
bool no_error;
|
|
bool timer_error;
|
|
bool key_paused;
|
|
bool generic_error;
|
|
};
|
|
|
|
void *qce_open(struct platform_device *pdev, int *rc);
|
|
int qce_close(void *handle);
|
|
int qce_aead_req(void *handle, struct qce_req *req);
|
|
int qce_ablk_cipher_req(void *handle, struct qce_req *req);
|
|
int qce_hw_support(void *handle, struct ce_hw_support *support);
|
|
int qce_process_sha_req(void *handle, struct qce_sha_req *s_req);
|
|
int qce_enable_clk(void *handle);
|
|
int qce_disable_clk(void *handle);
|
|
void qce_get_driver_stats(void *handle);
|
|
void qce_clear_driver_stats(void *handle);
|
|
void qce_dump_req(void *handle);
|
|
void qce_get_crypto_status(void *handle, struct qce_error *error);
|
|
int qce_manage_timeout(void *handle, int req_info);
|
|
int qce_set_irqs(void *handle, bool enable);
|
|
#endif /* __CRYPTO_MSM_QCE_H */
|